

2010 International Conference on Field Programmable Logic and Applications

(FPL 2010)

Milan, Italy

31 August – 2 September 2010



IEEE Catalog Number: CFP10623-PRT
ISBN: 978-1-4244-7842-2

2010 International Conference on Field Programmable Logic and Applications

FPL 2010

Table of Contents

Message from Conference Chairs	xv
Message from Steering Committee	xvi
Organizing Committee	xvii
Steering Committee	xviii
Program Committee	xix
Additional Reviewers	xxiii

Poster Session I

An FPGA-based Transverse Multibunch Feedback System for Diamond Light Source	1
<i>Isa Uzun, Mark Heron, Alun Morgan, and Guenther Rehm</i>	
Control Techniques for Coupling a Coarse-Grain Reconfigurable Array with a Generic RISC Core	5
<i>Fabio Garzia, Waqar Hussain, and Jari Nurmi</i>	
Exploiting Dynamic Reconfiguration for FPGA Based Network Intrusion Detection Systems	10
<i>Salvatore Pontarelli, Claudio Greco, Enrico Nobile, Simone Teofili, and Giuseppe Bianchi</i>	
A Scalable, High-Performance Motion Estimation Application for a Weakly-Programmable FPGA Architecture	15
<i>Henning Sahlbach, Sean Whitty, Oliver Bende, and Rolf Ernst</i>	
Synthesis of Floating-Point Addition Clusters on FPGAs Using Carry-Save Arithmetic	19
<i>Amit Verma, Ajay K. Verma, Hadi Parandeh-Afshar, Philip Brisk, and Paolo Ienne</i>	
An FPGA Based Hybrid Processor Emulation Platform	25
<i>Qigang Wang, Rolf Kassa, Wenbo Shen, Nelson Ijih, Bhushan Chitlur, Michael Konow, Dong Liu, Arthur Sheiman, and Prabhat Gupta</i>	
Parallelizing Simulated Annealing-Based Placement Using GPGPU	31
<i>Alexander Choong, Rami Beidas, and Jianwen Zhu</i>	

Efficiently Generating FPGA Configurations through a Stack Machine	35
<i>Fatma Aboueillela, Karel Bruneel, and Dirk Stroobandt</i>	
Regular Expression Matching on FPGA	
Optimization of Regular Expression Pattern Matching Circuit Using At-Most Two-Hot Encoding on FPGA	40
<i>SangKyun Yun and KyuHee Lee</i>	
A Reconfigurable System Based on a Parallel and Pipelined Solution for Regular Expression Matching	44
<i>Francesco Bruschi, Marco Paolieri, and Vincenzo Rana</i>	
Automation Framework for Large-Scale Regular Expression Matching on FPGA	50
<i>Thilan Ganegedara, Yi-Hua E. Yang, and Viktor K. Prasanna</i>	
Multimedia	
Real-Time Classification of Multimedia Traffic Using FPGA	56
<i>Weirong Jiang and Maya Gokhale</i>	
Parallel Hardware Implementation of Connected Component Tree Computation	64
<i>Petr Matas, Eva Dokladalova, Mohamed Akil, Vjačeslav Georgiev, and Martin Poupa</i>	
Run-Time Scalable Systolic Coprocessors for Flexible Multimedia SoPCs	70
<i>Andrés Otero, Eduardo de la Torre, Teresa Riesgo, and Yana E. Krasteva</i>	
Random Numbers and Cryptography	
FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers	77
<i>David B. Thomas and Wayne Luk</i>	
High-Performance Integer Factoring with Reconfigurable Devices	83
<i>Ralf Zimmermann, Tim Güneysu, and Christof Paar</i>	
Mapping Multiple Multivariate Gaussian Random Number Generators on an FPGA	89
<i>Chalermpol Saiprasert, Christos-Savvas Bouganis, and George A. Constantinides</i>	
Scheduling	
Advanced Multithreading Architecture with Hardware Based Scheduling	95
<i>Ye Lu, Sakir Sezer, and John McCanny</i>	
Thermal Gradient Aware Clock Skew Scheduling for FPGAs	101
<i>Sungmin Bae and N. Vijaykrishnan</i>	
A Reconfigurable Computing Scheduler Optimized for Multicore Systems	107
<i>Philip Garcia, Kyle Rupnow, and Katherine Compton</i>	

GPU, CPU and FPGA

An Interior Point Optimization Solver for Real Time Inter-frame Collision Detection: Exploring Resource-Accuracy-Platform Tradeoffs	113
<i>Brian Leung, Chih-Hung Wu, Seda Ogresci Memik, and Sanjay Mehrotra</i>	
GPU Versus FPGA for High Productivity Computing	119
<i>David H. Jones, Adam Powell, Christos-Savvas Bouganis, and Peter Y.K. Cheung</i>	
Parallelizing FPGA Technology Mapping Using Graphics Processing Units (GPUs)	125
<i>Doris Chen and Deshanand Singh</i>	

Reconfigurable Architecture and Cryptography

Breaking Elliptic Curve Cryptosystems Using Reconfigurable Hardware	133
<i>Junfeng Fan, Daniel V. Bailey, Lejla Batina, Tim Güneysu, Christof Paar, and Ingrid Verbauwhede</i>	
Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures	139
<i>Lyonel Barthe, Pascal Benoit, and Lionel Torres</i>	
Implementing Rainbow Tables in High-End FPGAs for Super-Fast Password Cracking	145
<i>Kostas Theocharoulis, Ioannis Papaefstathiou, and Charalampos Manifavas</i>	

Poster Session II

Detecting Patterns in Various Size and Angle Using FPGA	151
<i>Masayuki Suzuki, Yoshifumi Tanida, and Tsutomu Maruyama</i>	
Real-Time Processing of Contrast Limited Adaptive Histogram Equalization on FPGA	155
<i>Kentaro Kokufuta and Tsutomu Maruyama</i>	
Evaluation of Fault-Mitigation Schemes for Fault-Tolerant Dynamic MPSoC	159
<i>Hung-Manh Pham, Sebastien Pillement, and Didier Demigny</i>	
Run-Time Reconfiguration for a Reconfigurable Algorithmic Trading Engine	163
<i>Stephen Wray, Wayne Luk, and Peter Pietzuch</i>	
Sum of Absolute Difference Implementations for Image Processing on FPGAs	167
<i>Hiroaki Niitsuma and Tsutomu Maruyama</i>	
Pixel Similarity Based Computation and Power Reduction Technique for H.264 Intra Prediction	171
<i>Yusuf Adibelli, Mustafa Parlak, and İlker Hamzaoğlu</i>	
Exploiting Architectural Similarities and Mode Sequencing in Joint Cost Optimization of Multi-mode FIR Filters	175
<i>Amir Hossein Gholamipour, Fadi Kurdahi, Ahmed Eltawil, and Mazen A.R. Saghir</i>	

Secure Protocol Implementation for Remote Bitstream Update Preventing Replay Attacks on FPGA	179
<i>Florian Devic, Lionel Torres, and Benoît Badrignans</i>	
Online Routing Fault Detection for Reconfigurable NoC	183
<i>C. Killian, C. Tanougast, F. Monteiro, and A. Dandache</i>	
Self-Aware and Adaptable Systems	
Self-Aware Adaptation in FPGA-based Systems	187
<i>F. Sironi, M. Triverio, H. Hoffmann, M. Maggio, and M.D. Santambrogio</i>	
Self-Test and Adaptation for Random Variations in Reliability	193
<i>Kenneth M. Zick and John P. Hayes</i>	
Memory System for a Dynamically Adaptable Pixel Stream Architecture	199
<i>Nicolas Ngan, Geoffroy Marpeaux, Eva Dokladalova, Mohamed Akil, and François Contou-Carrère</i>	
Reconfigurable and Customized Processors	
Test Compression for Dynamically Reconfigurable Processors	205
<i>Hiroaki Inoue, Junya Yamada, Hideyuki Yoneda, Katsumi Togawa, and Koichiro Furuta</i>	
A Reconfigurable Analog Processor Based on FPAA with Coarse-Grained, Heterogeneous Configurable Analog Blocks	211
<i>Wen-Hui Fu, Jun Jiang, Xi Qin, Ting Yi, and Zhi-Liang Hong</i>	
Customized Exposed Datapath Soft-Core Design Flow with Compiler Support	217
<i>Otto Esko, Pekka Jääskeläinen, Pablo Huerta, Carlos S. de La Lama, Jarmo Takala, and Jose Ignacio Martinez</i>	
Communication Infrastructure	
A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier	223
<i>Heiner Giefers and Marco Platzner</i>	
Improving QoS of Multi-layer Networks-on-Chip with Partial and Dynamic Reconfiguration of Routers	229
<i>Leandro Möller, Peter Fischer, Fernando Moraes, Leandro Soares Indrusiak, and Manfred Glesner</i>	
A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs	234
<i>Andreas Oetken, Stefan Wildermann, Jürgen Teich, and Dirk Koch</i>	

PhD Forum

Design and Implementation of an Object-Oriented Framework for Dynamic Partial Reconfiguration	240
<i>Norbert Abel</i>	
Erlang Inspired Hardware	244
<i>Paulo Ferreira, João Canas Ferreira, and José Carlos Alves</i>	
IP Based Configurable SIMD Massively Parallel SoC	247
<i>Mouna Baklouti, Mohamed Abid, Philippe Marquet, and Jean Luc Dekeyser</i>	
FPGA Based Engines for Genetic and Memetic Algorithms	251
<i>Pedro V. Santos and José C. Alves</i>	
Proof-Carrying Hardware: Runtime Formal Verification for Secure Dynamic Reconfiguration	255
<i>Stephanie Drzevitzky</i>	
Robust FPGA Design under Variations	259
<i>Akhilesh Kumar and Mohab Anis</i>	
On Identifying Segments of Traces for Dynamic Compilation	263
<i>João Bispo and João M.P. Cardoso</i>	
On Identifying Patterns in Code Repositories to Assist the Generation of Hardware Templates	267
<i>Adriano Sanches and João M.P. Cardoso</i>	

Memories and Application Interfaces

Software Managed Distributed Memories in MPPAs	271
<i>Robin Panda, Jimmy Xu, and Scott Hauck</i>	
Design and Implementation of Real-Time Transactional Memory	279
<i>Martin Schoeberl and Peter Hilber</i>	
Rapid Application Development on Multi-processor Reconfigurable Systems	285
<i>Linfeng Ye, Jean-Philippe Diguët, and Guy Gogniat</i>	

New Trends and Solutions in Programmable Logic

Survey of New Trends in Industry for Programmable Hardware: FPGAs, MPPAs, MPSoCs, Structured ASICs, eFPGAs and New Wave of Innovation in FPGAs	291
<i>Syed Zahid Ahmed, Gilles Sassatelli, Lionel Torres, and Laurent Rougé</i>	
First Prototype of a Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells	298
<i>Masahiro Koga, Masahiro Iida, Motoki Amagasaki, Yoshinobu Ichida, Mitsuro Saji, Jun Iida, and Toshinori Sueyoshi</i>	

COGRE: A Configuration Memory Reduced Reconfigurable Logic Cell Architecture for Area Minimization	304
<i>Yasuhiro Okamoto, Yoshihiro Ichinomiya, Motoki Amagasaki, Masahiro Iida, and Toshinori Sueyoshi</i>	

Design Methodologies and Tools

PrEsto: An FPGA-accelerated Power Estimation Methodology for Complex Systems	310
<i>Dam Sunwoo, Gene Y. Wu, Nikhil A. Patil, and Derek Chiou</i>	
Enhancing FPGA Device Capabilities by the Automatic Logic Mapping to Additive Carry Chains	318
<i>Thomas B. Preußer and Rainer G. Spallek</i>	
Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA	326
<i>F. Restrepo-Calle, A. Martínez-Álvarez, F.R. Palomo, H. Guzmán-Miranda, M.A. Aguirre, and S. Cuenca-Asensi</i>	

Poster Session III

A Cost-Effective Technique for Mapping BLUTs to QLUTs in FPGAs	332
<i>Marcus Ritt, Carlos Arthur Lang Lisboa, Luigi Carro, and Cristiano Lazzari</i>	
Reducing Power Consumption of an Embedded DSP Platform through the Clock-Gating Technique	336
<i>Antonín Heřmánek, Michal Kuneš, and Milan Tichý</i>	
Generation of Deterministic MCU/FPGA Hybrid Systems from UML Activities	340
<i>Ruediger Willenberg, Zamira Daw, Christian Englert, and Marcus Vetter</i>	
Real-Time Fault Detection and Diagnostics Using FPGA-based Architectures	346
<i>Nathan Naber, Thomas Getz, Yong Kim, and James Petrosky</i>	
A Novel Mechanism for Effective Hardware Task Preemption in Dynamically Reconfigurable Systems	352
<i>Krzysztof Jozwik, Hiroyuki Tomiyama, Shinya Honda, and Hiroaki Takada</i>	
NIFD: Non-intrusive FPGA Debugger -- Debugging FPGA ‘Threads’ for Rapid HW/SW Systems Prototyping	356
<i>Hari Angepat, Gage Eads, Christopher Craik, and Derek Chiou</i>	
Exploration of Short Reads Genome Mapping in Hardware	360
<i>Edward Fernandez, Walid Najjar, Elena Harris, and Stefano Lonardi</i>	
Reconfigurable Control Variate Monte-Carlo Designs for Pricing Exotic Options	364
<i>Anson H.T. Tse, David B. Thomas, K.H. Tsoi, and Wayne Luk</i>	

Reconfigurable Technology

Ultra-low-Power Ultra-fast Hybrid CNEMS-CMOS FPGA	368
<i>Vijay K. Sirigir, Khawla Alzoubi, Daniel G. Saab, Fatih Kocan, and Massood Tabib-Azar</i>	
High Density Asynchronous LUT Based on Non-volatile MRAM Technology	374
<i>Sumanta Chaudhuri, Weisheng Zhao, Jacques-Oliver Klein, Claude Chappert, and Pascale Mazoyer</i>	
Managing Short-Lived and Long-Lived Values in Coarse-Grained Reconfigurable Arrays	380
<i>Brian Van Essen, Robin Panda, Aaron Wood, Carl Ebeling, and Scott Hauck</i>	

Applications

Design and FPGA Implementation of a 2nd Order Adaptive Delta Sigma Modulator with One Bit Quantization	388
<i>Shahrukh Athar, Muhammad Ali Siddiqi, and Shahid Masud</i>	
Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA	394
<i>Weirong Jiang, Viktor K. Prasanna, and Norio Yamagaki</i>	
FPGA Implementations of the Round Two SHA-3 Candidates	400
<i>Brian Baldwin, Andrew Byrne, Liang Lu, Mark Hamilton, Neil Hanley, Maire O'Neill, and William P. Marnane</i>	

Benchmarking and Architecture Evaluation

ERCBench: An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing	408
<i>Daniel W. Chang, Christopher D. Jenkins, Philip C. Garcia, Syed Z. Gilani, Paula Aguilera, Aishwarya Nagarajan, Michael J. Anderson, Matthew A. Kenny, Sean M. Bauer, Michael J. Schulte, and Katherine Compton</i>	
ATHENa - Automated Tool for Hardware EvaluationN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs	414
<i>Kris Gaj, Jens-Peter Kaps, Venkata Amirineni, Marcin Rogawski, Ekawat Homsirikamol, and Benjamin Y. Brewster</i>	
Pipelined FPGA Adders	422
<i>Florent de Dinechin, Hong Diep Nguyen, and Bogdan Pasca</i>	

Poster Session IV

Degradation Analysis and Mitigation in FPGAs	428
<i>Edward Stott, Justin S.J. Wong, and Peter Y.K. Cheung</i>	
A Karatsuba-Based Montgomery Multiplier	434
<i>Gary C.T. Chow, Ken Eguro, Wayne Luk, and Philip Leong</i>	

Using Hard Macros to Reduce FPGA Compilation Time	438
<i>Christopher Lavin, Marc Padilla, Subhrashankha Ghosh, Brent Nelson, Brad Hutchings, and Michael Wirthlin</i>	
SeqHive: A Reconfigurable Computer Cluster for Genome Re-sequencing	442
<i>Kristian Stevens, Henry Chen, Terry Filiba, Peter McMahon, and Yun S. Song</i>	
Reconfigurable Systems for the Zuker and Predator Algorithms for Secondary Structure Prediction of Genetic Data	448
<i>Miltiadis Smerdis, Panagiotis Dagritzikos, Grigorios Chrysos, Euripides Sotiriades, and Apostolos Dollas</i>	
LavA: An Open Platform for Rapid Prototyping of MPSoCs	452
<i>Matthias Meier, Michael Engel, Matthias Steinkamp, and Olaf Spinczyk</i>	
OpenRCL: Low-Power High-Performance Computing with Reconfigurable Devices	458
<i>Mingjie Lin, Ilia Lebedev, and John Wawrzynek</i>	
Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA	464
<i>Ghizlane Lhairech-Lebreton, Philippe Coussy, and Eric Martin</i>	
A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor	469
<i>Gerald Hempel, Christian Hochberger, and Andreas Koch</i>	
HLL-based Design	
A Flexible Compute and Memory Infrastructure for High-Level Language to Hardware Compilation	475
<i>Hagen Gädke-Lütjens, Benjamin Thielmann, and Andreas Koch</i>	
Early Prediction of Hardware Complexity in HLL-to-HDL Translation	483
<i>Alessandro Cilardo, Paolo Durante, Carmelo Lofiego, and Antonino Mazzeo</i>	
Arithmetic Units	
An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier	489
<i>Malte Baesler, Sven-Ole Voigt, and Thomas Teufel</i>	
Efficient FPGA Modular Multiplication and Exponentiation Architectures Using Digit Serial Computation	496
<i>Gustavo Sutter, Jean-Pierre Deschamps, and José Luis Imaña</i>	

Special Applications

Accurate Time-to-Digital Converter Based on Xilinx’s Digital Clock Managers	502
<i>Ángel Quirós-Olozabal, M^a de los Ángeles Cifredo-Chacón, and José María Guerrero-Rodríguez</i>	
Dynamically Reconfigurable Vision-Chip Architecture	508
<i>Maki Yasuda and Minoru Watanabe</i>	

Reconfigurable Hardware for Networking

Flexible and Modular Support for Timing Functions in High Performance Networking Acceleration	513
<i>Christopher Neely, Gordon Brebner, and Weijia Shang</i>	
FPGA Based Network Traffic Analysis Using Traffic Dispersion Patterns	519
<i>Faisal Khan, Maya Gokhale, and Chen-Nee Chuah</i>	
Reconfigurable Hardware for Power-over-Fiber Applications	525
<i>Michael Dreschmann, Michael Hübner, Moritz Röger, Oliver Sander, Christos Klamouris, Jürgen Becker, Wolfgang Freude, and Juerg Leuthold</i>	

Synthesis and Placement

Efficient FPGA Resynthesis Using Precomputed LUT Structures	532
<i>Andrew Kennings, Alan Mishchenko, Kristofer Vorwerk, Val Pevzner, and Arun Kundu</i>	
Increasing Design Productivity through Core Reuse, Meta-data Encapsulation, and Synthesis	538
<i>Adam Arnesen, Kevin Ellsworth, Derrick Gibelyou, Travis Haroldsen, Jared Havican, Marc Padilla, Brent Nelson, Michael Rice, and Michael Wirthlin</i>	
Finding System-Level Information and Analyzing Its Correlation to FPGA Placement	544
<i>Farnaz Gharibian, Lesley Shannon, and Peter Jamieson</i>	

FPGA-based Accelerators

FPGA-accelerated Attractor Computation of Scale Free Gene Regulatory Networks	550
<i>Ricardo Ferreira and Julio C. Goldner Vendramini</i>	
A Reconfigurable Hebbian Eigenfilter for Neurophysiological Spike Train Analysis	556
<i>Bo Yu, Terrence Mak, Xiangyu Li, Fei Xia, Alex Yakovlev, Yihe Sun, and Chi-Sang Poon</i>	
An FPGA-based High-Speed, Low-Latency Processing System for High-Energy Physics	562
<i>Stefan Kirsch, Felix Rettig, Dirk Hutter, Jan de Cuveland, Venelin Angelov, and Volker Lindenstruth</i>	

Poster Session V

FEM: A Step Towards a Common Memory Layout for FPGA Based Accelerators	568
<i>Muhammad Shafiq, Miquel Pericàs, Nacho Navarro, and Eduard Ayguadé</i>	
Multiplicative Square Root Algorithms for FPGAs	574
<i>Florent de Dinechin, Mioara Joldes, Bogdan Pasca, and Guillaume Revy</i>	
A Compact Transactional Memory Multiprocessor System on FPGA	578
<i>Matteo Pusceddu, Simone Ceccolini, Gianluca Palermo, Donatella Sciuto, and Antonino Tumeo</i>	
Field Programmable Gate Array Implementation of Parts-Based Object Detection for Real Time Video Applications	582
<i>Deborah Goshorn, Junguk Cho, Ryan Kastner, and Shahnam Mirzaei</i>	
General Purpose Computing with Reconfigurable Acceleration	588
<i>Anthony Brandon, Ioannis Sourdis, and Georgi N. Gaydadjiev</i>	
MalCoBox: Designing a 10 Gb/s Malware Collection Honeytrap Using Reconfigurable Technology	592
<i>Sascha Mühlbach, Martin Brunner, Christopher Roblee, and Andreas Koch</i>	
Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration	596
<i>Christian Beckhoff, Dirk Koch, and Jim Torresen</i>	
Dynamic Reconfiguration Optimisation with Streaming Data Decompression	602
<i>Atukem Nabina and Jose L. Nuñez-Yañez</i>	
Fast and Low-Memory-Bandwidth Architecture of SIFT Descriptor Generation with Scalability on Speed and Accuracy for VGA Video	608
<i>Kosuke Mizuno, Hiroki Noguchi, Guangji He, Yosuke Terachi, Tetsuya Kamino, Hiroshi Kawaguchi, and Masahiko Yoshimoto</i>	

Author Index