

2010 Conference on Design and Architectures for Signal and Image Processing

(DASIP 2010)

**Edinburgh, United Kingdom
26 – 28 October 2010**



IEEE Catalog Number: CFP10DAS-PRT
ISBN: 978-1-4244-8734-9

TABLE OF CONTENTS

An FPGA Softcore Based Implementation of a Bird Call Recognition System for Sensor Networks	1
<i>Hongzhi Liu, Neil W. Bergmann</i>	
A High-level Language for Programming a NoC-based Dynamic Reconfiguration Infrastructure	7
<i>W. Vanderbauwheide, S.W. Nabi</i>	
An In-band Reconfigurable Network Node Based on a Heterogeneous Platform.....	15
<i>E. Markert, E. Billich, C. Tischendorf, U. Prob, T. Leibelt, U. Heinkel, J. Knablein, A. Schneider</i>	
High Speed Fp Multipliers and Adders on FPGA Platform	21
<i>Santosh Ghosh, Debdip Mukhopadhyay, Dipanwita Roy Chowdhury</i>	
A New Single-error Correction Scheme Based on Self-Diagnosis Residue Number Arithmetic.....	27
<i>Yangyang Tang, Emmanuel Boutilhon, Christophe Jego, Michel Zezequel</i>	
Runtime Adaptive Allocation of Dynamically Mixed Tasks on a Heterogeneous MPSOC Platform.....	34
<i>Jia Huang, Andreas Raabe, Christian Buckl, Alois Knoll</i>	
Energy Modeling of the Virtual Memory Subsystem for Real-time Embedded Systems	42
<i>Mickael Lanoe, Eric Senn</i>	
A Flexible Implementation of a Global Navigation Satellite System (GNSS) Receiver for On-board Satellite Navigation.....	48
<i>A. Dion, E. Boutilhon, V. Calmettes, E. Liegon</i>	
Wireless Sensor Network Node Global Energy Consumption Modeling	54
<i>A. Courtay, A. Pegatoquet, M. Auguin, C. Chabaane</i>	
Camera-based System for Tracking and Position Estimation of Humans.....	62
<i>Robert Hartmann, Fadi Al Machot, Philipp Mahr, Christophe Bobda</i>	
Designing Dynamically Reconfigurable SoCs: From UML MARTE Models to Automatic Code Generation.....	68
<i>Imran Rafiq Quadri, Sammy Meftali, Jean-Luc Dekeyser</i>	
A Dynamically Reconfigurable Asynchronous Processor for Low Power Applications.....	76
<i>K.A. Fawaz, T. Arslan, S. Khawam, M. Muir, I. Nousias, I. Lindsay, A. Erdogan</i>	
A Hybrid Dual-core Reconfigurable Processor for Ebcot Tier-1 Encoder in JPEG2000 On Next Generation of Digital Cameras	84
<i>Xin Zhao, Ahmet T. Erdogan, Tughrul Arslan</i>	
A Wavelet-based Demosaicking Algorithm for Embedded Applications.....	90
<i>Sebastien Courroux, Stephane Guyetant, Stephane Chevobbe, Michel Paindavoine</i>	
An In-memory Monitoring Database for Self Adaptive MP2SoCs.....	97
<i>Etienne Faure, Gabriel Marchesan Almeida, Mounir Benabdelli, Pascal Benoit, Fabien Clermidy, Francois Pecheux, Gilles Sassatelli, Lionel Torres</i>	
Generation of Static Tables in Embedded Memory with Dense Scheduling.....	105
<i>Benot Miramond, Liliana Cucu-Grosjean</i>	
Hardware Code Generation from Dataflow Programs	113
<i>Nicolas Siret, Matthieu Wipliez, Jean-Francois Nezan, Aimad Rhatay</i>	
GPU Architecture Evaluation for Multispectral and Hyperspectral Image Analysis.....	121
<i>Virginie Fresse, Dominique Houzet, Christophe Gravier</i>	
A Case Study of the Stochastic Modeling Approach for Range Estimation	128
<i>Andrei Banciu, Emmanuel Casseau, Daniel Menard, Thierry Michel</i>	
An Inter-task Real Time DVFS Scheme for Multiprocessor Embedded Systems.....	136
<i>Muhammad Khurram Bhatti, Cecile Belleudy, Michel Auguin</i>	
RVC: A Multi-decoder CAL Composer Tool.....	144
<i>F. Palumbo, D. Pani, E. Manca, L. Raffo, M. Mattavelli, G. Roquier</i>	
A Coarse-grain Reconfigurable Hardware Architecture for RVC-CAL-based Design.....	152
<i>Cecile Beaumin, Olivier Sentieys, Emmanuel Casseau, Arnaud Carer</i>	
Design and Hardware Implementation of a Low-complexity Multiuser Vector Precoder	160
<i>Maitane Barrenechea, Luis Barbero, Mikel Mendicute, John Thompson</i>	
Scheduling, Binding and Routing System for a Run-time Reconfigurable Operator Based Multimedia Architecture	168
<i>E. Raffin, Ch. Wolinski, F. Charot, K. Kuchcinski, S. Guyetant, S. Chevobbe, E. Casseau</i>	
On-Chip Compression for HDR Image Sensors.....	176
<i>Fadoua Guezzi Messaoud, Arnaud Peizerat Cea Leti, Antoine Dupret, Yves Blanchard</i>	

A Portable Video Tool Library for MPEG Reconfigurable Video Coding Using LLVM Representation	183
<i>J. Gorin, M. Wipliez, F. Preteux, M. Raulet</i>	
High Level Design Space Exploration of RVC Codec Specifications for Multi-core Heterogeneous Platforms	191
<i>Christophe Lucarz, Ghislain Roquier, Marco Mattavelli</i>	
FPGA-based Rectification of Stereo Images	199
<i>Joao G.P. Rodrigues, Joao Canas Ferreira</i>	
RVC-CAL Dataflow Implementations of MPEG AVC/H.264 CABAC Decoding	207
<i>Endri Bezati, Marco Mattavelli, Mickael Raulet</i>	
Physical Layer Study in a Goal of Robustness and Energy Efficiency for Wireless Sensor Networks	214
<i>D. Dessales, A-M. Poussard, R. Vauzelle, N. Richard, F. Gaudaire, C. Martinsons</i>	
GPU Implementation of Motion Estimation for Visual Saliency	222
<i>Anis Rahman, Dominique Houzet, Denis Pellerin, Lionel Agud</i>	
Task Placement for Dynamic and Partial Reconfigurable Architecture	228
<i>Antoine Eiche, Daniel Chillet, Sébastien Pillement, Olivier Sentieys</i>	
Characterization of Capture Actions in Video Sequences	235
<i>Ana Pinzari, Mohamed Shawky</i>	
Hardware/Software Co-design of H.264/AVC Encoders for Multi-core Embedded Systems	242
<i>Tiago Dias, Nuno Roma, Leonel Sousa</i>	
Real-time Classification Based on Color and Texture Attributes on an FPGA-based Architecture	250
<i>Mario-Alberto Ibarra-Manzano, Michel Devy, Jean-Louis Boizard</i>	
Low Power Noise Detection Circuit Utilizing Switching Activity Measurement Method	258
<i>Zulhakimi Razak, Ahmet Erdogan, Tughrul Arslan</i>	
Automated Generation of an Efficient MPEG-4 Reconfigurable Video Coding Decoder Implementation	265
<i>Ruirui Gu, Jonathan Piat, Mickael Raulet, Jorn W. Janneck, Shuvra S. Bhattacharyya</i>	
A Methodology for Precise Comparisons of Processor Core Architectures for Homogeneous Many-core DSP Platforms	273
<i>B. Rousseau, Ph. Manet, I. Loiselle, J.D. Legat, H. Vandierendonck</i>	
An Efficient Hardware-Oriented Algorithm and Its Low Power VLSI Design for Fast Integer-Pel Motion Estimation in H.264/AVC	281
<i>Obianuju Ndili, Tokunbo Ogunfummi</i>	
Exploration Platform of Embedded SIMD Architecture for Autonomous Retinas	289
<i>Stephane Chevobbe, Suresh Pajaniradja, Laurent Letellier</i>	
Dual-Core Reconfigurable Demosaicing Engine for Next Generation of Portable Camera Systems	297
<i>Xin Zhao, Ying Yi, Ahmet T. Erdogan, Tughrul Arslan</i>	
Architectures and Signal Reconstruction Methods for Nanosecond Resolution Integrated Streak Camera in Standard CMOS Technology	303
<i>Martin Zlatanski, Wilfried Uhring, Virginie Zint, Jean-Pierre Le Normand, Daniel Mathiot</i>	
Classification and Transformation of Dynamic Dataflow Programs	311
<i>Matthieu Wipliez, Mickael Raulet</i>	
A Roadmap for Autonomous Fault-tolerant Systems	319
<i>X. Iturbe, K. Benkrid, T. Arslan, I. Martinez, M. Azkarate, M.D. Santambrogio</i>	
Author Index	