

# **2010 International Conference on Reconfigurable Computing and FPGAs**

**(ReConFig 2010)**

**Cancun, Mexico  
13 – 15 December 2010**



**IEEE Catalog Number: CFP10389-PRT  
ISBN: 978-1-4244-9523-8**

# 2010 International Conference on Reconfigurable Computing

---

## ReConFig 2010 Table of Contents

<b>Message from the Chairs</b> .....	xii
<b>Organizing Committee</b> .....	xiii
<b>Program Committee</b> .....	xiv
<b>Additional Reviewers</b> .....	xvii
<b>Keynote Abstract 1</b> .....	xviii
<b>Keynote Abstract 2</b> .....	xix

---

### General Sessions

A Minimalistic Architecture for Reconfigurable WFS-Based Immersive-Audio .....	1
<i>Dimitris Theodoropoulos, Georgi Kuzmanov, and Georgi Gaydadjiev</i>	
MARC: A Many-Core Approach to Reconfigurable Computing .....	7
<i>Ilia Lebedev, Shaoyi Cheng, Austin Doupnik, James Martin, Christopher Fletcher,     Daniel Burke, Mingjie Lin, and John Wawrzynek</i>	
Intrinsic Identification of Xilinx Virtex-5 FPGA Devices Using Uninitialized Parts of Configuration Memory Space .....	13
<i>Oliver Sander, Benjamin Glas, Lars Braun, Klaus D. Müller-Glaser, and Jürgen Becker</i>	
An Efficient Non-blocking Data Cache for Soft Processors .....	19
<i>Kaveh Asaraai and Andreas Moshovos</i>	
Runtime Task Mapping Based on Hardware Configuration Reuse .....	25
<i>Kamana Sigdel, Carlo Galuzzi, Koen Bertels, Mark Thompson, and Andy D. Pimentel</i>	
Modeling and Formal Control of Partial Dynamic Reconfiguration .....	31
<i>Sébastien Guillet, Florent de Lamotte, Éric Rutten, Guy Gogniat, and Jean-Philippe Diguet</i>	
Fault Injection Results of Linux Operating on an FPGA Embedded Platform .....	37
<i>Joshua S. Monson, Mike Wirthlin, and Brad Hutchings</i>	
gNOSIS: A Board-Level Debugging and Verification Tool .....	43
<i>Ashfaquzzaman Khan, Richard Neil Pittman, and Alessandro Forin</i>	

Communication Architectures for Run-Time Reconfigurable Modules in a 2-D Mesh on FPGAs .....	49
<i>Jochen Strunk, Johannes Hiltsher, Wolfgang Rehm, and Heiko Schick</i>	
Hardware Particle Swarm Optimization Based on the Attractive-Repulsive Scheme for Embedded Applications .....	55
<i>Daniel M. Muñoz, Carlos H. Llanos, Leandro dos S. Coelho, and Mauricio Ayala-Rincón</i>	
FPGA-Based Platform Development for Change Detection in GTAW Welding Process .....	61
<i>Ronald H. Hurtado, Sadek C.A. Alfaro, and Carlos H. Llanos</i>	
Pruning the Design Space for Just-in-Time Processor Customization .....	67
<i>Mariusz Grad and Christian Plessl</i>	
Applying Model-Checking to Post-Silicon-Verification: Bridging the Specification-Realisation Gap .....	73
<i>O. Dahmoune and R. de B. Johnston</i>	
A Dynamically Reconfigured Network Platform for High-Speed Malware Collection .....	79
<i>Sascha Mühlbach and Andreas Koch</i>	
Design and Implementation of a Visual Fuzzy Control in FPGA for the Ball and Plate System .....	85
<i>Marco A. Moreno-Armendáriz, Elsa Rubio, and César A. Pérez-Olvera</i>	
Placing Streaming Applications with Similarities on Dynamically Partially Reconfigurable Architectures .....	91
<i>J. Angermeier, S. Wildermann, E. Sibirko, and J. Teich</i>	
An Application Example of a Run-Time Reconfigurable Embedded System .....	97
<i>Daniel Kriesten, Volker Pankalla, and Ulrich Heinkel</i>	
Cascading Deep Pipelines to Achieve High Throughput in Numerical Reduction Operations .....	103
<i>Mingjie Lin, Shaoyi Cheng, and John Wawrzynek</i>	
UCORE: Reconfigurable Platform for Educational Purposes .....	109
<i>Francisco J. Quiles, Manuel Ortiz, María Brox, Carlos D. Moreno, Javier Hormigo, and Julio Villalba</i>	
A Two Level Architecture for High Throughput DCT-Processor and Implementing on FPGA .....	115
<i>Azad Fakhari and Mahmood Fathy</i>	
Parallel FPGA-Based Implementation of Recursive Sorting Algorithms .....	121
<i>Dmitri Mihailov, Valery Sklyarov, Ioulia Skliarova, and Alexander Sudnitson</i>	
Analysis and Preliminary Measurements of Radiated Emissions in an Asynchronous Circuit versus its Synchronous Counterpart .....	127
<i>Rui A.L. de Cristo, Ricardo P. Jasinski, and Volnei A. Pedroni</i>	
Reconfigurable Digital Audio Mixer for Electroacoustic Music .....	132
<i>David Pedrosa Branco, Ioulia Skliarova, and José Vieira</i>	

A Hardware Architecture of an XML/XPath Broker for Content-Based Publish/Subscribe Systems .....	138
<i>Fadi El-Hassan and Dan Ionescu</i>	
A Runtime Profiler: Toward Virtualization of Polymorphic Computing Platforms.....	144
<i>Hamid Mushtaq, Mojtaba Sabeghi, and Koen Bertels</i>	
Improving the Reliability of a FPGA Using Fault-Tolerance Mechanism Based on Magnetic Memory (MRAM) .....	150
<i>Luis Vitorio Cargnini, Yoann Guillemenet, Lionel Torres, and Gilles Sassetelli</i>	
A Novel Hardware Implementation of the Compact Genetic Algorithm .....	156
<i>Marco A. Moreno-Armendáriz, Nareli Cruz-Cortés, and Alejandro Léon-Javier</i>	
Hardware Pessimistic Run-Time Profiling for a Self-Reconfigurable Embedded Processor Architecture .....	162
<i>Shady O. Agwa, Hany H. Ahmad, and Awad I. Saleh</i>	
Multi-channel Driving Systems for Therapeutic Applications Based-on Focused Ultrasound .....	168
<i>J. Pindter-Medina, S. Pichardo, L. Curiel, A.D. Garcia-Garcia, and J.E. Chong-Quero</i>	
Reconfigurable Node Processing Unit for a Low-Power Wireless Sensor Network .....	173
<i>Luis A. Vera-Salas, Sandra V. Moreno-Tapia, Roque A. Osornio-Rios, and Rene de J. Romero-Troncoso</i>	
Genetic Algorithms and Artificial Neural Networks to Combinational Circuit Generation on Reconfigurable Hardware .....	179
<i>Bruno A. Silva, Mauricio A. Dias, Jorge L. Silva, and Fernando S. Osorio</i>	
FPGA Implementation of OFDM Transceiver for a 60GHz Wireless Mobile Radio System .....	185
<i>Khaled Sobaihi, Akram Hammoudeh, and David Scammell</i>	

## **High Performance Reconfigurable Computing**

A New Hardware Efficient Inversion Based Random Number Generator for Non-uniform Distributions .....	190
<i>Christian de Schryver, Daniel Schmidt, Norbert Wehn, Elke Korn, Henning Marxen, and Ralf Korn</i>	
Performance Analysis of Hardware/Software Middleware in Network of Smart Camera Systems .....	196
<i>Ali Akbar Zarezadeh and Christophe Bobda</i>	
Fixed-Point Arithmetic Error Estimation in Monte-Carlo Simulations .....	202
<i>Xiang Tian and Khaled Benkrid</i>	
Accelerating 2D FFT with Non-Power-of-Two Problem Size on FPGA .....	208
<i>Wendi Wang, Bo Duan, Chunming Zhang, Peiheng Zhang, and Ninghui Sun</i>	

Parallel Data Sort Using Networked FPGAs .....	214
<i>Janardhan Singaraju and John A. Chandy</i>	
Issues on Building an MPI Cluster on Microblaze .....	220
<i>Juan-Carlos Díaz-Martín, Carolina Gómez-Tostón Gutiérrez, Álvaro Cortés Fácila, and Juan-Antonio Rico-Gallego</i>	
Modeling and Simulation of Reconfigurable Processors in Grid Networks .....	226
<i>M. Faisal Nadeem, Mahmood Ahmadi, M. Nadeem, and Stephan Wong</i>	
Accelerating Texture Features Extraction Algorithms Using FPGA Architecture .....	232
<i>Ali Reza Akoushideh and Asadollah Shahbahrami</i>	
Huffman Coding-Based Compression Unit for Embedded Systems .....	238
<i>Marco Antonio Soto Hernández, Oscar Alvarado-Navá, and Francisco Javier Zaragoza Martínez</i>	
FPGA-Based Online Detection of Multiple-Combined Faults through Information Entropy and Neural Networks .....	244
<i>Eduardo Cabal-Yepez, Ricardo Saucedo-Gallaga, Armando G. García-Ramírez, Arturo A. Fernández-Jaramillo, Marcos Peña-Anaya, and Martín Valtierra-Rodríguez</i>	
Reconfigurable Cache Implemented on an FPGA .....	250
<i>A.D. Santana Gil, J.I. Benavides Benítez, M. Hernandez Calviño, and E. Herruzo Gómez</i>	
Hardware Computation of the PageRank Eigenvector .....	256
<i>Séamas McGettrick and Dermot Geraghty</i>	

## **Reconfigurable Computing for Security and Cryptography**

Analysis and Enhancement of Ring Oscillators Based Physical Unclonable Functions in FPGAs .....	262
<i>Crina Costea, Florent Bernard, Viktor Fischer, and Robert Fouquet</i>	
Cross-Correlation Cartography .....	268
<i>Laurent Sauvage, Sylvain Guillet, Florent Flament, Jean-Luc Danger, and Yves Mathieu</i>	
Investigation of DPA Resistance of Block RAMs in Cryptographic Implementations on FPGAs .....	274
<i>Shaunak Shah, Rajesh Velegalati, Jens-Peter Kaps, and David Hwang</i>	
HCrypt: A Novel Concept of Crypto-processor with Secured Key Management .....	280
<i>Lubos Gaspar, Viktor Fischer, Florent Bernard, Lilian Bossuet, and Pascal Cotret</i>	
High-Speed FPGA-Based Pseudorandom Generators with Extremely Long Periods .....	286
<i>Mieczysław Jessa and Michał Jaworski</i>	
Skein Tree Hashing on FPGA .....	292
<i>Aric Schorr and Marcin Lukowiak</i>	
Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs .....	298
<i>Yohei Hori, Takahiro Yoshida, Toshihiro Katashita, and Akashi Satoh</i>	

Unfolding Method for Shabal on Virtex-5 FPGAs: Concrete Results .....	304
<i>Julien Francq and Céline Thuillet</i>	
Evaluation of White-Box and Grey-Box Noekeon Implementations in FPGA .....	310
<i>Zouha Cherif, Florent Flament, Jean-Luc Danger, Shivam Bhasin, Sylvain Guille, and Hervé Chabanne</i>	
On FPGA-Based Implementations of the SHA-3 Candidate Grøstl .....	316
<i>Bernhard Jungk and Steffen Reith</i>	
An Improved GF(2) Matrix Inverter with Linear Time Complexity .....	322
<i>Ricardo P. Jasinski, Volnei A. Pedroni, Antonio Gortan, and Walter Godoy Jr.</i>	
 <b>Multiprocessor Systems and Networks on Chip</b>	
Network Processing in Multi-core FPGAs with Integrated Cache-Network Interface .....	328
<i>Christoforos Kachris, George Nikiforos, Stamatis Kavadias, Vassilis Papaefstathiou, and Manolis Katevenis</i>	
Merging Programming Models and On-chip Networks to Meet the Programmable and Performance Needs of Multi-core Systems on a Programmable Chip .....	334
<i>Andrew G. Schmidt, William V. Kritikos, Erik K. Anderson, Ron Sass, and Matthew French</i>	
A Hybrid Router Combining SDM-Based Circuit Swicthting with Packet Switching for On-chip Networks .....	340
<i>Angelo Kuti Lusala and Jean-Didier Legat</i>	
A Cost-Effective Solution to Increase System Reliability and Maintain Global Performance under Unreliable Silicon in MPSoC .....	346
<i>Nicolas Hébert, Gabriel Marchesan Almeida, Pascal Benoit, Gilles Sassatelli, and Lionel Torres</i>	
Efficient Congestion-Oriented Custom Network-on-Chip Topology Synthesis .....	352
<i>Cristinel Ababei</i>	
Operating System Structures for Multiprocessor Systems on Programmable Chip .....	358
<i>Miaoqing Huang, David Andrews, and Jason Agron</i>	
Low Power Dual Core Microcontroller .....	364
<i>Rajesh Kannan Megalingam, Ashwin Mohan, Shekhil Hassan Thavalengal, Tanmay Muralidhar Rao, and Vivek Periye</i>	
A Process-Oriented Streaming System Design Paradigm for FPGAs .....	370
<i>Ling Liu and Oleksii Morozov</i>	
R2NoC: Dynamically Reconfigurable Routers for Flexible Networks on Chip .....	376
<i>Ludovic Devaux, Sébastien Pillement, Daniel Chillet, and Didier Demigny</i>	
Providing Better Multi-processor Systems-on-Chip Resources Utilization by Means of Using a Control-Loop Feedback Mechanism .....	382
<i>Gabriel Marchesan Almeida, Sameer Varyani, Rémi Busseuil, Nicolas Hebert, Gilles Sassatelli, Pascal Benoit, Lionel Torres, and Michel Robert</i>	

Power Consumption Calculation of AP-DDC Algorithm Using FPGA Platform .....	388
<i>Sasmita Deo</i>	

## **Reconfigurable Computing for DSP and Communications**

Implementing the Blue Midnight Wish Hash Function on Xilinx Virtex-5 FPGA Platform .....	394
<i>Mohamed El-Hadedy, Martin Margala, Danilo Gligoroski, and Svein J. Knapskog</i>	
Singular Value Decomposition Hardware for MIMO: State of the Art and Custom Design .....	400
<i>Yue Wang, Kevin Cunningham, Prawat Nagvajara, and Jeremy Johnson</i>	
FPGA Implementation of Adjustable Wideband Fractional Delay FIR Filters .....	406
<i>G. Ramirez-Conejo, J. Diaz-Carmona, A. Ramirez-Agundis, A. Padilla-Medina, and J. Delgado-Frias</i>	
A Hardware-Efficient Frequency Domain Correlator Architecture for Acquisition Stage in GPS .....	412
<i>E. Romero-Aguirre, R. Parra-Michel, O. Longoria-Gandara, and M. Aguirre-Hernández</i>	

## **Reconfiguration Techniques**

Using Partial Reconfiguration in an Embedded Message-Passing System .....	418
<i>Manuel Saldaña, Arun Patel, Hao Jun Liu, and Paul Chow</i>	
Run-Time Reconfiguration for Automatic Hardware/Software Partitioning .....	424
<i>Tom Davidson, Karel Bruneel, and Dirk Stroobandt</i>	
Configuration Sharing Optimized Placement and Routing .....	430
<i>Piotr Stepien and John Cobb</i>	
Synthesis and Implementation of Hierarchical Finite State Machines with Implicit Modules .....	436
<i>Valery Sklyarov, Ioulia Skliarova, Dmitri Mihailov, and Alexander Sudnitson</i>	

## **Cyber Physical Systems and Image Processing**

An Optimized FPGA Implementation for a Parallel Path Planning Algorithm Based on Marching Pixels .....	442
<i>Michael Schmidt and Dietmar Fey</i>	
Open Source Precision Timed Soft Processor for Cyber Physical System Applications .....	448
<i>Stephen Craven, Daniel Long, and Jason Smith</i>	
Mapping of a Real-Time Object Detection Application onto a Configurable RISC/Coprocessor Architecture at Full HD Resolution .....	452
<i>Holger Flatt, Holger Blume, and Peter Pirsch</i>	

Flex-SURF: A Flexible Architecture for FPGA-Based Robust Feature Extraction  
for Optical Tracking Systems ..... 458  
*Michael Schaeferling and Gundolf Kiefer*

**Author Index** ..... 464