

2010 IEEE 16th Pacific Rim International Symposium on Dependable Computing

(PRDC 2010)

**Tokyo, Japan
13 – 15 December 2010**



**IEEE Catalog Number: CFP10245-PRT
ISBN: 978-1-4244-8975-6**

2010 Pacific Rim International Symposium on Dependable Computing

PRDC 2010

Table of Contents

Message from the General Chair	x
Message from the Program Co-Chairs	xi
Conference Committees	xii
Referees	xv

Session I-A: Fault Injection

Towards Identifying the Best Variables for Failure Prediction Using Injection of Realistic Software Faults	3
<i>Ivano Irrera, João Durães, Marco Vieira, and Henrique Madeira</i>	
Searching Representative and Low Cost Fault Models for Intermittent Faults in Microcontrollers: A Case Study	11
<i>J. Gracia-Morán, D. Gil-Tomás, J.C. Baraza, L.J. Saiz-Adalid, and P.J. Gil-Vicente</i>	
Modeling the Propagation of Intermittent Hardware Faults in Programs	19
<i>Layali Rashid, Karthik Pattabiraman, and Sathish Gopalakrishnan</i>	

Session I-B: Virtual Machines

A Secure System-Wide Process Scheduler across Virtual Machines	27
<i>Hidekazu Tadokoro, Kenichi Kourai, and Shigeru Chiba</i>	
Implementing a Hybrid Virtual Machine Monitor for Flexible and Efficient Security Mechanisms	37
<i>Junya Sawazaki, Toshiyuki Maeda, and Akinori Yonezawa</i>	
Customizing Virtual Machine with Fault Injector by Integrating with SpecC Device Model for a Software Testing Environment D-Cloud	47
<i>Toshihiro Hanawa, Hitoshi Koizumi, Takayuki Banzai, Mitsuhsa Sato, Shin'ichi Miura, Tadatoshi Ishii, and Hidehisa Takamizawa</i>	

Session II-A: Chip Multiprocessors

FiRot: An Efficient Crosstalk Mitigation Method for Network-on-Chips	55
<i>A. Patooghy, M. Shafaei, S.G. Miremadi, H. Falahati, and S. Taheri</i>	
An Efficient Decision Unit for the Pair and Swap Methodology within Chip Multiprocessors	62
<i>J.L. Weston, M. Imai, T. Nagai, and T. Nanya</i>	
Address Remapping for Static NUCA in NoC-Based Degradable Chip-Multiprocessors	70
<i>Ying Wang, Lei Zhang, Yinhe Han, Huawei Li, and Xiaowei Li</i>	

Session II-B: Software Reliability

Formal Verification of Industrial Software with Dynamic Memory Management	77
<i>Sébastien Labbé and Arnaud Sangnier</i>	
A Software Accelerated Life Testing Model	85
<i>Toshiya Fujii, Tadashi Dohi, Hiroyuki Okamura, and Takaji Fujiwara</i>	
Towards a Language for Communication among Stakeholders	93
<i>Yutaka Matsuno, Jin Nakazawa, Makoto Takeyama, Midori Sugaya, and Yutaka Ishikawa</i>	

Session III-A: Real-Time/Networked Systems

Sensitivity Analysis of the Minimum Task Period for Arbitrary Deadline Real-Time Systems	101
<i>Fengxiang Zhang, Alan Burns, and Sanjoy Baruah</i>	
An Improved Knowledge Connectivity Condition for Fault-Tolerant Consensus with Unknown Participants	109
<i>Jichiang Tsai and Che-Cheng Chang</i>	
A Distributed Data Replication Protocol for File Versioning with Optimal Node Assignments	117
<i>Takahiko Ikeda, Mamoru Ohara, Satoshi Fukumoto, Masayuki Arai, and Kazuhiko Iwasaki</i>	
End-to-End Performability Analysis for Infrastructure-as-a-Service Cloud: An Interacting Stochastic Models Approach	125
<i>Rahul Ghosh, Kishor S. Trivedi, Vijay K. Naik, and Dong Seong Kim</i>	

Session III-B: Failure Detection/Dependency

Deadlock Detection Scheduling for Distributed Processes in the Presence of System Failures	133
<i>Akikazu Izumi, Tadashi Dohi, and Naoto Kaio</i>	
Two Efficient Software Techniques to Detect and Correct Control-Flow Errors	141
<i>Hamid R. Zarandi, Mohammad Maghsoudloo, and Navid Khoshavi</i>	
Analysis of Dependencies between Failures in the UNINETT IP Backbone Network	149
<i>Andres J. Gonzalez, Bjarne E. Helvik, Jon K. Hellan, and Pirkko Kuusela</i>	

Session IV-A: Architectures

System-Level Vulnerability Estimation for Data Caches	157
<i>Alireza Haghdoost, Hossein Asadi, and Amirali Baniasadi</i>	
Loris - A Dependable, Modular File-Based Storage Stack	165
<i>Raja Appuswamy, David C. van Moolenbroek, and Andrew S. Tanenbaum</i>	
Design and Implementation of a Fault Tolerant Single IP Address Cluster	175
<i>Jun Kato, Hajime Fujita, and Yutaka Ishikawa</i>	
On the Reliability of Cascaded TMR Systems	184
<i>Masashi Hamamatsu, Tatsuhiro Tsuchiya, and Tohru Kikuno</i>	

Session IV-B: System Security

A Learning-Based Approach to Secure Web Services from SQL/XPath Injection Attacks	191
<i>Nuno Laranjeiro, Marco Vieira, and Henrique Madeira</i>	
Estimating Computer Virus Propagation Based on Markovian Arrival Processes	199
<i>Hiroiyuki Okamura and Tadashi Dohi</i>	
Dynamic Multilayer Routing to Achieve Location-Hiding	207
<i>Hakem Beitollahi and Geert Deconinck</i>	
Sequential Frequency Vector Based System Call Anomaly Detection	215
<i>Ying Wu, Jianhui Jiang, and Liangliang Kong</i>	

Fast Abstracts

Composition Kernel: A Multi-core Processor Virtualization Layer for Highly Functional Embedded Systems	223
<i>Tatsuo Nakajima, Yuki Kinebuchi, Alexandre Courbot, Hiromasa Shimada, Tsung-Han Lin, and Hitoshi Mitake</i>	
Optimal Inventory of Computer Repair Parts: A Fuzzy Systems Approach	225
<i>Les M. Sztandera</i>	
A Replacement Strategy for Canary Flip-Flops	227
<i>Yuji Kunitake, Toshinori Sato, and Hiroto Yasuura</i>	
Quantitative Evaluation of Integrity for Remote System Using the Internet	229
<i>Masato Kitakami, Hiroshi Konno, Kazuteru Namba, and Hideo Ito</i>	
A Speculative Byzantine Algorithm for P2P System	231
<i>Yusuke Matsumoto and Hiromi Kobayashi</i>	
Core-Local Memory Assisted Protection	233
<i>Yuki Kinebuchi, Tatsuo Nakajima, Vinod Ganapathy, and Liviu Iftode</i>	
P-Bus: Programming Interface Layer for Safe OS Kernel Extensions	235
<i>Hajime Fujita, Motohiko Matsuda, Toshiyuki Maeda, Shin'ichi Miura, and Yutaka Ishikawa</i>	
A Minimal Roll-Back Based Recovery Scheme for Fault Tolerant in Pipeline Processors	237
<i>Jun Yao, Ryoji Watanabe, Takashi Nakada, Hajime Shimada, Yasuhiko Nakashima, and Kazutoshi Kobayashi</i>	
Reliability Evaluation of Flip-Flops Based on Probabilistic Transfer Matrices	239
<i>Chengtian Ouyang, Jianhui Jiang, and Jie Xiao</i>	
Automatic Static Fault Tree Analysis from System Models	241
<i>Jianwen Xiang and Kazuo Yanoo</i>	
An Asynchronous Checkpoint-Based Redundant Multithreading Architecture	243
<i>Jie Yin and Jianhui Jiang</i>	
A Safe Measurement-Based Worst-Case Execution Time Estimation Using Automatic Test-Data Generation	245
<i>Liangliang Kong and Jianhui Jiang</i>	
A Hierarchical Model for Reliability Analysis of Sensor Networks	247
<i>Dong Seong Kim, Rahul Ghosh, and Kishor S. Trivedi</i>	
The Performance Analysis and Hardware Acceleration of Crypto-computations for Enhanced Security	249
<i>Jed Kao-Tung Chang, Shaoshan Liu, Jean-Luc Gaudiot, and Chen Liu</i>	

Formal Validation and Requirements Management Based on the Jackson's Reference Model for Requirements and Specifications	251
<i>Takashi Kitamura, Keishi Okamoto, and Makoto Takeyama</i>	
Author Index	253