

2010 IEEE Asian Solid-State Circuits Conference

(A-SSCC 2010)

Beijing, China
8 – 10 November 2010



IEEE Catalog Number: CFP10SSC-PRT
ISBN: 978-1-4244-8300-6

Table of Contents

Plenary Session 1

Plenary Talk 1	Is 3D Integration the Way out of the Crossroads?	1
	Ding-Ming Kwai, Yung-Fa Chou, and Cheng-Wen Wu	
	<i>Industrial Technology Research Institute, Taiwan National Tsing Hua University, Taiwan</i>	
Plenary Talk 2	Future Television - Super Hi-Vision and Beyond	5
	Takayuki Ito, Dr. Eng.	
	<i>Japan Broadcasting Corporation (NHK), Tokyo, Japan</i>	

Industry Program 1

Industrial Solutions to Silicon Scaling Challenges

Industry 1-1	Asymmetric Cross-Coupled Sense Amplifier for Small-Sized 0.5-V Gigabit-DRAM Arrays	9
	Akira Kotabe, Yoshimitsu Yanagawa, Riichiro Takemura, Tomonori Sekiguchi and Kiyoo Itoh	
	<i>Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo, Japan</i>	
Industry 1-2	A 28 nm dual-port SRAM macro with screening circuitry against write-read disturb failure issues	13
	Y. Ishii, H. Fujiwara, S. Tanaka, T. Doguchi, O. Kuromiya [†] , H. Chigasaki [†] , Y. Tsukamoto, K. Nii, Y. Kihara, and K. Yanagisawa	
	<i>Renesas Electronics Corporation, [†]Renesas Design Corporation, Japan</i>	
Industry 1-3	On-Chip CMOS Position Sensors Using Coherent Detection	17
	Alex Chow ^{1A} , Ron Ho ^{2A} , David Hopkins ^{1A} , Darko Popovic ^{1B}	
	<i>¹ Microelectronics Group and ² Sun Labs, Oracle</i>	
	<i>A Menlo Park, B San Diego, USA</i>	

Industry Program 2

Processors

Industry 2-1	A 48-Core IA-32 Processor with On-die Message- Passing and DVFS in 45nm CMOS	21
	Jason Howard	
	<i>Advanced Microprocessor Research Intel Labs, Intel Corporation Hillsboro, OR, USA</i>	
Industry 2-2	A 40nm 16-Core 128-Thread SPARC® SoC Processor	25
	Jinuk Luke Shin, Dawei Huang, Bruce Petrick, Changku Hwang, Ana Sonia Leon, Allan Strong	
	<i>Oracle, Santa Clara, CA, USA</i>	
Industry 2-3	Next Generation Intel® ATOM™ Processor Based Ultra Low Power SoC for Handheld Applications	29
	Rabiul Islam, Anil Sabbavarapu, Rajesh Patel, Manish Kumar, Jeff Nguyen, Binta Patel and Amrish Kontu	
	<i>Intel Corporation</i>	

Session 1

RF Transceivers and Building Blocks

1-1	A Low Data Rate FM-UWB Transmitter with Δ - Σ Based Sub-Carrier Modulation and Quasi- Continuous Frequency-Locked Loop	33
	Bo Zhou, Rui He, Jian Qiao, Jinghui Liu, Woogeun Rhee, and Zhihua Wang	
	<i>Institute of Microelectronics, Tsinghua University, Beijing, China</i>	
1-2	A 5.9mW 50Mbps CMOS QPSK/O-QPSK Transmitter Employing Injection Locking for Direct Modulation	37
	Shengxi Diao, Yuanjin Zheng, Yuan Gao, Xiaojun Yuan and Minkyu Je, Chun-Huat Heng	
	<i>Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore</i>	
	<i>National University of Singapore, Singapore</i>	
1-3	A 18 mW Tx, 22 mW Rx Transceiver for 2.45 GHz IEEE 802.15.4 WPAN in 0.18- μ m CMOS	41

M.Kumarasamy Raja, Xuesong Chen, Yan Dan Lei, Zhao Bin, Ben Choi Yeung and Yuan Xiaojun
*Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore*

- 1-4 A Linearity Improvement Technique for a Class-ABCMOS Power Amplifier with a Direct Feedback Path45
Kun-Seok Lee, Hamhee Jeon, Youngchang Yoon, Hyungwook Kim, Jiwan Kim, and Chang-Ho Lee
Georgia Electronic Design Center, Georgia Institute of Technology, Atlanta, USA
- 1-5 An Antenna Mismatch Immuned CMOS Power Amplifier49
Youngchang Yoon^{a)}, Hyungwook Kim*, Kwanyeob Chae*, Jeongwon Cha*, Hyoungsoo Kim**, and Chang-Ho Lee*
^a*School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30308 USA*
^{**}*Department of Electrical Engineering, University of North Texas, Denton, TX 76207 USA*
- 1-6 A CMOS MedRadio Receiver RF Front-End with Complementary Current-Reuse LNA for Biomedical Applications ...53
Hyouk-Kyu Cha, M. Kumarasamy Raja, Xiaojun Yuan, and Minkyu Je
*Institute of Microelectronics, A*STAR (Agency for Science, Technology, and Research), Singapore*

Session 2

Power Management

- 2-1 A Multi-Mode Digital Controller with Windowed ADC and Self-Calibrated DPWM for Slew-Enhanced Switching Converter57
Po-Hsiang Lan, Chun-Yen Tseng, Feng-Chang Yeh, and Po-Chiun Huang
Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300, Taiwan
- 2-2 A 1-V Input, 0.2-V to 0.47-V Output Switched-Capacitor DC-DC Converter with Pulse Density and Width Modulation (PDWM) for 57% Ripple Reduction61
Xin Zhang¹, Yu Pu¹, Koichi Ishida¹, Yoshikatsu Ryu², Yasuyuki Okuma², Po-Hung Chen¹, Kazunori Watanabe², Takayasu Sakurai¹, and Makoto Takamiya¹
¹*The University of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan*
²*Semiconductor Technology Academic Research Center (STARC), 3-17-2 Shin Yokohama, Kohoku-ku, Yokohama 222-0033, Japan*
- 2-3 Minimized Transient and Steady-state Cross Regulation in 55nm CMOS Single-Inductor Dual-Output (SIDO) Step-Down DC-DC Converter65
Yu-Huei Lee¹, Tzu-Chi Huang¹, Yao-Yi Yang¹, Ke-Horng Chen¹, Ying-Hsi Lin², Wen-Shen Chou¹, Chen-Chih Huang², Yi-Kuang Chen²
¹*Institute of Electrical Control Engineering, National Chiao Tung University, Taiwan,*
²*Realtek Semiconductor Corp., Hsinchu, Taiwan*
- 2-4 A Right-Half-Plane (RHP) Zero Alleviating Skill in the Solid-Duty-Control (SDC) Boost Converter69
Han-Hsiang Huang, Dian-Rung Wu, and Ke-Horng Chen
Institute of Electrical and Control Engineering, National Chiao Tung University, Hsinchu, Taiwan
- 2-5 Design of High Output Current, High Switching Frequency Current Mode Buck DC-DC Regulator in WLCSP for Portable Applications73
Bin Shao, Bill Liu
State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
Shanghai Design Center, Analog Devices, Shanghai, 200021, China
- 2-6 A CMOS Bandgap and Sub-Bandgap Voltage Reference Circuits for Nanowatt Power LSIs77
Tetsuya Hirose[†], Ken Ueno[‡], Nobutaka Kuroki[†] and Masahiro Numa[†]
[†]*Dept. of Electrical and Electronic Engineering, Kobe University, 657-8501, Japan*
[‡]*Dept. of Electrical Engineering, Hokkaido University, 060-0814, Japan*

Session 3

High-Speed Links

- 3-1 A 30Gb/s/link 2.2Tb/s/mm² Inductively-Coupled Injection-Locking CDR81
Yasuhiro Take, Noriyuki Miura, and Tadahiro Kuroda

Department of Electronics and Electrical Engineering, Keio University, Yokohama, Kanagawa, Japan

3-2	A 5-Gb/s Digitally Controlled 3-Tap DFE Receiver for Serial Communications	85
	Jae-Duk Han ¹ , Woo-Yeol Shin ² , Woo-Seok Choi ² , Jung-Hoon Chun ³ , Suhwan Kim ² , and Deog-Kyoong Jeong ²	
	¹ TLI Inc. Seongnam, Korea	
	² School of Electrical Engineering and Computer Science and Inter-University Semiconductor Research Center Seoul National University	
	³ Department of Semiconductor Systems Engineering Sungkyunkwan University Suwon, Korea	
3-3	A 0.8V 57GHz-to-72GHz Differential-Input Frequency Divider with Locking Range Optimization in 0.13μm CMOS ...	89
	Suijiang Rong and Howard C. Luong	
	<i>Department of Electronic and Computer Engineering The Hong Kong University of Science and Technology</i>	
3-4	A 0.5-V, 0.05-to-3.2 GHz, 4.1-to-6.4 GHz LC-VCO using E-TSPC frequency divider with forward body bias for sub-picosecond-jitter clock generation	93
	Wei Deng, Kenichi Okada, and Akira Matsuzawa	
	<i>Department of Physical Electronics, Tokyo Institute of Technology</i>	
3-5	A 10-Gb/s Optical Receiver Front-End with 5-mW Transimpedance Amplifier	97
	Kyu-Sang Park ¹ , Byoung-Joo Yoo ² , Moon-Sang Hwang ² , Hankyu Chi ² , Hyun-Chang Kim ² , Jeong-Woo Park ³ , Kyungock Kim ³ and Deog-Kyoong Jeong ²	
	¹ GCT Semiconductor Inc.	
	² School of Electrical Engineering and Computer Science and Inter-University Semiconductor Research Center Seoul National University	
	³ Electronics and Telecommunication Research Institute Daejeon, Korea	
3-6	A 1.0Gb/s/ch Clock-Shared Differential Signaling(CSDS) Tx using Termination Resistance Tuning and Multi-Phase Clock Spreading for EMI Reduction	101
	Kyoung-Hoi Koo, Jaejin Park, Donguk Park, Eon-Guk Kim, Seungho Lee, Bongjae Kwon, YoungKeun Lee and Kyu-Myung Choi	
	<i>Samsung Electronics, Giheung, Korea</i>	

Session 4

Emerging Circuit Technologies

4-1	A 0.18μm CMOS Single-Photon Sensor for Coaxial Laser Rangefinders	105
	Cristiano Niclass, Mineki Soga, Satoru Kato	
	<i>Toyota Central Research & Development Labs, Inc. JAPAN</i>	
4-2	An Ultra-low-cost RFID Tag with 1.67 Gbps Data Rate by Ink-jet Printing on Paper Substrate	109
	Botao Shao ^{1,2} , Qiang Chen ¹ , Yasar Amin ¹ , David S.Mendoza ¹ , Ran Liu ² , Li-Rong Zheng ^{1,2}	
	¹ iPack Center, Electronic Systems Royal Institute of Technology (KTH) Stockholm, Sweden	
	² The School of Information Science and Engineering, Fudan University, Shanghai, China	
4-3	Low Noise Capacitive Sensor for Multi-touch Mobile handset's applications	113
	Seunghoon Ko ¹ , Hyungcheol Shin ¹ , Jaemin Lee ¹ , Hongjae Jang ¹ , Byeong-Cheol So ² , and Ilhyun Yun ² , Kwyro Lee ¹	
	¹ Department of Electrical Engineering, Korea Advanced Institute of Science and Technology	
	² SAIN InfoCom	
4-4	Energy Efficient Current-Mode Signaling Scheme	117
	Marshnil Dave, Mahavir Jain, Rajkumar Satkuri, Maryam Shojaei Baghini, Dinesh Sharma	
	<i>Electrical Engineering Department, IIT-Bombay</i>	
4-5	A 65nm 2.97GHz Self Synchronous FPGA with 42% Power Bounce Tolerance	121
	Benjamin Devlin [†] , Makoto Ikeda ^{†‡} and Kunihiro Asada ^{†‡}	
	[†] Dept. of Electronic Engineering, University of Tokyo	
	[‡] VLSI Design and Education Center(VDEC), University of Tokyo	
4-6	On-chip Sine-wave Noise Generator for Analog IP Noise Tolerance Measurements	125
	Masaaki Soda*, Yoji Bando [†] , Satoshi Takaya [†] , Toru Ohkawa*, Toshiharu Takaramoto*, Toshio Yamada*, Shigetaka Kumashiro*, Tohru Mogami* and Makoto Nagata [†]	
	[*] MIRAI-Selecte, [†] Dept. of Computer Science and Systems Engineering, Kobe University	

Plenary Session2

Plenary Talk 3	From Connecting Every-Body to Connecting Every-Thing: Why, When and How?	129
	Rudy Lauwereins	
	<i>Imec Leuven, Belgium</i>	
Plenary Talk4	High Performance SOC for Mobile Applications	133
	Nam-Sung (Stephen) Woo	
	<i>S.LSI Div. of Samsung Electronics Yongin-City, Korea</i>	

Session 5

Wide-Band and Reconfigurable Receiver Design

5-1	A 31mA CMOS Wideband BD-II B2&B3 Mode Receiver with 55dB Gain Dynamic Range	137
	Chuan Wang, Congyin Shi, Le Ye, Zhongyuan Hou, Huailin Liao, Ru Huang	
	<i>Institute of Microelectronics, Peking University, Beijing 100871, China</i>	
5-2	A Reconfigurable Dual-Channel Tri-Mode All-Band RF Receiver for Next Generation GNSS	141
	Dongpo Chen, Wenjie Pan, Peichen Jiang, Jing Jin, Jun Wu, Junzhang Tan, Chao Lu, and Jianjun Zhou	
	<i>Center for Analog/RF IC (CARFIC), School of Microelectronics</i>	
	<i>Shanghai Jiao Tong University Shanghai, China</i>	
5-3	A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for Tri-mode GSM-EDGE/UMTS/DVB-T Receivers with Power Scaling Technique	145
	Chen-Yen Ho ¹ , Wei-Shan Chan ¹ , Yung-Yu Lin ² , and Tsung-Hsien Lin ¹	
	¹ <i>Graduate Institute of Electronics Engineering and Department of Electrical Engineering National Taiwan University, Taipei, Taiwan</i>	
	² <i>MediaTek Inc., Hsin-Chu, Taiwan</i>	
5-4	A High-Speed, On-Chip Implementation of Teager Kaiser Operator for In-Band Interference Rejection	149
	Waclaw Godycki, Rajeev Dokania, Xiao Wang, Alyssa Apsel	
	<i>Electrical and Computer Engineering, Cornell University, Ithaca, NY</i>	
5-5	A CMOS Active Feedback Wideband Single-to-Differential LNA Using Inductive Shunt-Peaking for Saw-less SDR Receivers	153
	¹ Donggu Im, ² Iku Nam, ¹ Jae-Young Choi, ¹ Bum-Kyun Kim, ¹ Kwyo Lee	
	¹ <i>Department of EECS, Korea Advanced Institute of Science and Technology, Korea</i>	
	² <i>School of EE, Pusan National University, Korea</i>	
5-6	Wide Band LNA with BW Expansion by Capacitive Feed Forward Technique	157
	Mousa Othman, Shuhei Amakawa, Noboru Ishihara and Kazuya Masu	
	<i>Solution Science Research Laboratory, Tokyo Institute of Technology, Japan.</i>	

Session 6

Nyquist-Rate Data Converters

6-1	A 12-bit 800-MS/s Switched-Capacitor DAC with Open-Loop Output Driver and Digital Predistortion	161
	Clayton Daigle, Alireza Dastgheib and Boris Murmann	
	<i>Department of Electrical Engineering, Stanford University, Stanford, CA, USA</i>	
6-2	A 10b Linear Interpolation DAC using Body- Transconductance Control for AMLCD Column Driver	165
	Changbyung Park, Ki-Duk Kim, Sung-Woo Lee, Gyu-Sung Park, Seung-Tak Ryu, Gyu-Hyeong Cho	
	<i>Electrical Engineering KAIST Daejeon, Korea</i>	
6-3	A 0.8mW 5bit 250MS/s Time-Interleaved Asynchronous Digital Slope ADC	169
	Pieter Harpe, Cui Zhou, Kathleen Philips, Harmke de Groot	
	<i>Holst Centre - IMEC, Eindhoven, The Netherlands</i>	
6-4	A 10b 320MS/s Self-Calibrated Pipeline ADC	173
	Hung-Wei Chen, Wei-Ting Shen, Wei-Chih Cheng, and Hsin-Shu Chen	
	<i>Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan</i>	
6-5	A 0.5 V, 1.2 mW, 160 fJ, 600 MS/s 5 bit Flash ADC	177

Masaya Miyahara, James Lin, Kei Yoshihara, and Akira Matsuzawa
Dept. of Physical Electronics, Tokyo Institute of Technology, Japan

- 6-6 A 3-GS/s 5-bit 36-mW Flash ADC in 65-nm CMOS 181
Tomohiko Ito, Tetsuro Itakura
Corporate R & D Center, Toshiba Corporation, Kawasaki, Japan

Session 7

High-Precision PLLs and Low-Power Circuits for Communication

- 7-1 250Mbps-5Gbps Wide-Range CDR with Digital Vernier Phase Shifting and Dual Mode Control in 0.13 μ m CMOS ... 185
Sang-Yoon Lee, Hyung-Rok Lee*, Young-Ho Kwak**, Byoung-Joo Yoo, Daeyun Shim*, Chulwoo Kim** and Deog-Kyoon Jeong
*School of Electrical Engineering and Computer Science & Inter-university Semiconductor Research Center,
Seoul National University, Seoul, Korea*
** Silicon Image, Sunnyvale, USA*
*** Korea University, Seoul, Korea*
- 7-2 A 58-63.6GHz Quadrature PLL FrequencySynthesizer in 65nm CMOS 189
Ahmed Musa, Rui Murakami, Takahiro Sato, Win Chiavapas, Kenichi Okada and Akira Matsuzawa
Dept. Physical Electronics, Tokyo Institute of Technology, Japan
- 7-3 A 40-GHz Phase-Locked Loop for 60-GHz Sliding-IF Transceivers in 65nm CMOS 193
Hamad M. Cheema¹*, Reza Mahmudi¹, Paul T.M. van Zeijl², Arthur van Roermund¹
¹*Department of Electrical Engineering, Eindhoven University of Technology, 5600 MB, Eindhoven, The Netherlands*
²*Electronic System and Silicon Integration group, Philips Research, Eindhoven, The Netherlands*
** Now with Research Institute of Microwave and Millimeter Wave Studies (RIMMS), School of Electrical Engineering and Computer
Science (SEECS), National University of Sciences and Technology (NUST), H-12, Islamabad, Pakistan*
- 7-4 A Low-Cost, Leakage-Insensitive Semi-Digital PLL with Linear Phase Detection and FIR-Embedded Digital Frequency
Acquisition 197
Rui He¹, Chengwen Liu¹, Xueyi Yu², Woogeun Rhee¹, Joon-Young Park³, Changhyun Kim³, and Zhihua Wang¹
¹*Institute of Microelectronics, Tsinghua University, Beijing, China*
²*Now with Marvell Technology, Shanghai, China*
³*Samsung Electronics, Hwasung, Gyeonggi-Do, Korea*
- 7-5 A New Transformer-Coupled Differential Armstrong VCO for Very Low Power Operation 201
Tai Nghia Nguyen and Jong-Wook Lee
School of Electronics and Information, Kyung Hee University, Suwon, 446-701, Korea
- 7-6 A 0.45V-to-2.7V Inductive-Coupling Level Shifter 205
Keita Takatsu, *Kiichi Niitsu, Tsunaaki Shidei, Noriyuki Miura, and Tadahiro Kuroda
Keio University, Yokohama, Kanagawa, Japan

Session 8

Digital Clocking and Timing Circuits

- 8-1 A Sub-mW All-Digital Signal Component Separator with Branch Mismach Compensation for OFDM LINC
Transmitters 209
Tsan-Wen Chen, Ping-Yuan Tsai, Jui-Yuan Yu, and Chen-Yi Lee
Dept. of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan.
- 8-2 2.07 GHz Floating-Point Unit with Resonant-Clock Precharge Logic 213
Jerry C. Kao¹, Wei-Hsiang Ma¹, Suhwan Kim², Marios Papaefthymiou¹
¹*University of Michigan, Ann Arbor, MI*
²*Seoul National University, Seoul, Korea*
- 8-3 A Circuit for On-chip Skew Adjustment with Jitter and Setup Time Measurement 217
Masahiro SASAKI⁽¹⁾, Nguyen Ngoc Mai KHANH⁽²⁾, Kunihiro ASADA⁽¹⁾⁽²⁾
(1) VLSI Design and Education Center (VDEC)

(2) Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan

- 8-4 A Process-insensitive Current-Controlled Delay Generator with Threshold Voltage Compensation 221
He-Gong Wei, U-Fat Chio, Sai-Weng Sin, Seng-Pan U and R.P. Martins¹
Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China
¹*On leave from Instituto Superior Técnico/TU of Lisbon, Portugal*
- 8-5 A Phase-to-Digital Converter for Wide Tuning Range and PVT Tolerant ADPLL Operating Down to 0.3V 225
Isamu Hayashi¹, Takeshi Matsubara², Satoshi Kumaki², Abul Hasan Johari², Hiroki Ishikuro² and Tadahiro Kuroda²
¹*Extremely Low Power R&D Dept., STARIC, Tokyo, Japan*
²*Electrical Engineering, Keio University, Yokohama, Japan*
- 8-6 A 300- to 800-MHz De-skew Clock Generator for Arbitrary Delay 229
Yu-Cheng Hung, Kevin Fong and Tai-Cheng Lee
Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan

Session 9

Emerging Medical Applications I

- 9-1 A 1Mb/s, -75dBm Sensitive Fully Integrated Body Channel Transceiver for a Low Energy Compact Wearable Healthcare Sensor 233
Long Yan, Joonsung Bae, and Hoi-Jun Yoo
Department of Electrical Engineering, KAIST, Korea
- 9-2 A 2.3μW Wireless Intraocular Pressure/Temperature Monitor 237
Yi-Chun Shih, Tueng Shen*, Brian Otis
*Department of Electrical Engineering, *Department of Ophthalmology, University of Washington, Seattle, WA 98195-2500, USA*
- 9-3 A SoC with 3.9mW 3Mbps UHF Transmitter and 240μW MCU for Capsule Endoscope with Bidirectional Communication 241
Hanjun Jiang¹, Fule Li¹, Xinkai Chen², Yanqing Ning², Xu Zhang², Bin Zhang², Teng Ma², Zhihua Wang¹
¹*Institute of Microelectronics, Tsinghua University, Beijing, China*
²*Ecore Technologies Ltd, Beijing, China*
- 9-4 A Tactile Sensor ASIC for a Sensorized Guidewire in Minimally Invasive Surgical Operations 245
Kok Lim Chan, Kei-Tee Tiew, Andreas Astuti Lee, Jianwen Luo, Simon Sheung Yan Ng and Minkyu Je
*Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore*
- 9-5 A 21.6μW Inductively Powered Implantable IC for Blood Flow Measurement 249
Pradeep Basappa Khannur, Kok Lim Chan, Jia Hao Cheong, Kai Kang, Andreas Astuti Lee, Xin Liu, Huey Jen Lim, Kotlanka Ramakrishna and Minkyu Je
*Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore*
- 9-6 A Coreless Maximum Power Point Tracking Circuit of Thermoelectric Generators for Battery Charging Systems ... 253
Sungkyu Cho, Namjae Kim, Soonseo Park and Shiho Kim
Dept. of Electrical Engineering, Chungbuk National University, Chungbuk, 361-763, Korea

Session 10

Analog Filter and techniques

- 10-1 Zero-Crossing Detector Based Reconfigurable Analog System 257
Payam Lajevardi, Anantha Chandrakasan, Hae-Seung Lee
Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge MA, USA
- 10-2 Parasitic Discrete-Time-Pole cancelling techniques for Ultra-Wideband Discrete-Time Charge-Domain Baseband Filters 261
Atsushi Yoshizawa and Sachio Iida
Sony Corporation, Tokyo, Japan
- 10-3 A Cascade Non-Decimation Charge-Domain Filter with Noise-Folding Reduction 265

Ming-Feng Huang, and Szu-Hsien Wu
Information and Communications Research Lab., Industrial Technology Research Institute, Hsinchu, Taiwan.

- 10-4 A 2.3mA 240-to-500MHz 6th-order Active-RC Low- Pass Filter for Ultra-Wideband Transceiver269
Le Ye, Huailing Liao, Congyin Shi, Junhua Liu, and Ru Huang
Instituted of Microelectronics, Peking University, Beijing 100871, China
- 10-5 A 70-280 MHz frequency and Q tunable 53 dB SFDR Gm-C Filter for Ultra-Wideband273
Weinan Li, Yumei Huang and Zhiliang Hong
ASIC & System State Key Laboratory, Fudan University, Shanghai 201203, China
- 10-6 Clocked Comparator for High-Speed Applications in 65nm Technology277
Mohamed Abbas*, Yasuo Furukawa*¹, Satoshi Komatsu*, Takahiro J. Yamaguchi*², and Kunihiro Asada*
¹*VLSI Design & Education Center, The University of Tokyo, Tokyo 113-0032, Japan*
²*Advantest Corporation, Meiwa-machi, Gunma, Japan; *2Advantest Laboratories, Ltd., Sendai, Miyagi, Japan*

Session 11

Millimeter-Wave and Related Circuits

- 11-1 A 120-GHz Transmitter and Receiver Chipset with 9-Gbps Data Rate using 65-nm CMOS Technology281
Ryuichi Fujimoto⁽¹⁾, Mizuki Motoyoshi^{(2),(3)}, Uroschanit Yodprasit⁽²⁾, Kyoya Takano^{(2),(3)} and Minoru Fujishima⁽²⁾
⁽¹⁾*ELP R&D Dept. Semiconductor Technology Academic Research Center (STARC), Tokyo, Japan*
⁽²⁾*Graduate School of Advanced Sciences of Matter, Hiroshima University, Higashi-Hiroshima, Japan*
⁽³⁾*Graduate School of Engineering, The University of Tokyo, Tokyo, Japan*
- 11-2 130-GHz Gain-Enhanced SiGe Low Noise Amplifier285
Bo Zhang^{1,2,3}, Yong-Zhong Xiong², Lei Wang², Sanming Hu², Teck Guan Lim², Yi-Qi Zhuang¹, Le-Wei Li³ and Xiaojun Yuan²
¹*Xidian University, Xi'an, 710071, China*
²*Institute of Microelectronics, A*STAR (Agency for Science, Technology, and Research), 117685, Singapore*
³*National University of Singapore, 119076, Singapore*
- 11-3 A 63 GHz Low-Noise Active Balun with Broadband Phase-Correction Technique in 90 nm CMOS289
Hsi-Han Chiang, Fu-Chien Huang, Chao-Shiun Wang, and Chorng-Kuang Wang
Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan
- 11-4 A 60 GHz heterodyne quadrature transmitter with a new simplified architecture in 90nm CMOS293
James Brinkhoff^{1,2}, Fujiang Lin^{1,3}, Kai Kang^{1,4}, Duy-Dong Pham¹ and Chun-Huat Heng⁵
¹*Institute of Microelectronics, A*STAR,Singapore; 2Sapphicon Semiconductor, Sydney; 3University of Science and Technology of China; 4University of Electronic Science and Technology of China; 5National University of Singapore*
- 11-5 A Compact, Fully Differential D-band CMOS Amplifier in 65nm CMOS297
Zhiwei Xu¹, Qun Jane Gu², Ining Ku³ and Mau-Chung Frank Chang³
¹*IHRL Laboratories, Malibu, California, USA*
²*Electrical and Computer Engineering Department, University of Florida, Gainesville, Florida, USA*
³*Electrical Engineering Department, University of California, Los Angeles, California, USA*
- 11-6 0.6V Voltage Doubler and Clocked Comparator for Correlation-based Impulse Radio UWB Receiver in 65nm CMOS301
Lechang Liu, Takayasu Sakurai, and Makoto Takamiya
University of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan

Session 12

Communication and Media Signal Processing

- 12-1 A 92mW 76.8GOPS Vector Matching Processor with Parallel Huffman Decoder and Query Re-ordering Buffer for Real-time Object Recognition305
Seungjin Lee, Joonsoo Kwon, Jinwook Oh, Junyoung Park, and Hoi-Jun Yoo
Department of Electrical Engineering, KAIST, Daejeon, Korea

12-2	A 5.7Gbps Row-Based Layered Scheduling LDPC Decoder for IEEE 802.15.3c Applications	309
	Shiang-Yu Hung, Shao-Wei Yen, Chih-Lung Chen, Hsie-Chia Chang, Shyh-Jye Jou, and Chen-Yi Lee	
	<i>Department of Electronics Engineering National Chiao Tung University, Hsinchu, Taiwan</i>	
12-3	A 15.8 pJ/bit/iter Quasi-Cyclic LDPC Decoder for IEEE 802.11n in 90 nm CMOS	313
	C. Roth [*] , P. Meinerzhagen [*] , C. Studer [†] , and A. Burg [*]	
	[*] <i>Integrated Systems Laboratory, ETH Zurich, 8092 Zurich, Switzerland</i>	
	[†] <i>Communication Technology Laboratory, ETH Zurich, 8092 Zurich, Switzerland</i>	
12-4	A 5.35mm ² 10GBASE-T Ethernet LDPC Decoder Chip in 90 nm CMOS	317
	Alessandro Cevrero [†] , Yusuf Leblebici [*] , Paolo Ienne [†] , and Andreas Burg [‡]	
	[*] <i>Microelectronic Systems Laboratory, EPFL Lausanne, 1015 Lausanne, Switzerland</i>	
	[†] <i>Processor Architecture Laboratory, EPFL Lausanne, 1015 Lausanne, Switzerland</i>	
	[‡] <i>Integrated Systems Laboratory, ETH Zurich, 8092 Zurich, Switzerland</i>	
12-5	A 2×2 - 8×8 Sorted QR Decomposition Processor for MIMO Detection	321
	Jhong-Yu Wang [*] , Ren-Hao Lai [*] , Cheng-Ming Chen [†] , Pang-An Ting [†] , and Yuan-Hao Huang [*]	
	[*] <i>Institute of Communications Engineering and Department of Electrical Engineering, National Tsing-Hua University, Hsinchu, Taiwan</i>	
	[†] <i>Industrial Technology Research Institute, Hsinchu, Taiwan</i>	
12-6	A Low-Complexity Heterogeneous Multi-Core Platform for Security SoC	325
	Wei Huang, Jun Han ,Shuai Wang and Xiaoyang Zeng	
	<i>State-Key Lab of ASIC and System, Fudan University, Shanghai, China, 201203</i>	
12-7	A 2-Gb/s 5.6-mW Digital Equalizer for a LOS/NLOS Receiver in the 60GHz Band	329
	Ji-Hoon Park, Brian Richards, and Borivoje Nikolić	
	<i>Electrical Engineering and Computer Sciences, University of California at Berkeley</i>	

Session 13

Emerging Medical Applications II and MEMS Techniques

13-1	A Low-Power Mandarin-Specific Hearing Aid Chip	333
	Cheng-Wen Wei, Yu-Ting Kuo, Kuo-Chiang Chang, Cheng-Chun Tsai, Jhih-Yu Lin, Yi FanJiang, Ming-Hsien Tu, Chih-Wei Liu, Tian-Sheuan Chang and Shyh-Jye Jou	
	<i>Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan</i>	
13-2	A 2.1μW Area-Efficient Capacitively-Coupled Chopper Instrumentation Amplifier for ECG Applications in 65 nm CMOS	337
	Qinwen Fan, Fabio Sebastiano [†] , Han Huijsing and Kofi Makinwa	
	<i>Electronic Instrumentation Laboratory, Delft University of Technology, Delft, The Netherlands</i>	
	[†] <i>NXP Semiconductors, Eindhoven, The Netherlands</i>	
13-3	Ultra Low Power Programmable Biomedical SoC for on-body ECG and EEG Processing	341
	B. Büsze, F. Bouwens, M. Konijnenburg, M. De Nil, M. Ashouei, J. Hulzink, J. Zhou, J. Stuyt, J. Huisken, H. de Groot O. Santana, A. Abbo, L. Yseboodt, J. van Meerbergen, M. Bennebroek	
	<i>Holst Centre/imec, Eindhoven, The Netherlands</i>	
	<i>Philips Research, Eindhoven, The Netherlands</i>	
13-4	118-dB Dynamic Range, Continuous-Time, Opened-Loop Capacitance to Voltage Converter Readout For Capacitive MEMS Accelerometer	345
	Kevin T. C. Chai*, Dong Han*, Ravinder P. Singh*, Duy D. Pham*, Chin Y. Pang*, Jian W. Luo*, David Nuttman [†] , and Minkyu Je*	
	[*] <i>Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore</i>	
	[†] <i>Physical Logic Ltd, 31 Halekhi St. Bnei-Brak, 51200, Israel</i>	

Session 14

Over-Sampled Data Converters

14-1	A 20MHz Bandwidth Continuous-Time ΣΔ Modulator with Jitter Immunity Improved Full-Clock Period SCR(FSCR) DAC and High Speed DWA	349
------	---	-----

	Jun-Gi Jo, Jinho Noh, and Changsik Yoo <i>Integrated Circuits Lab. Dept. Electronic Eng. Hanyang University, Seoul 133-791, Korea</i>
14-2	A 1.2V, 78dB HDSP ADC with 3.1V Input Signal Range 353 O. Rajaee, S. Takeuchi ¹ , M. Aniya ¹ , K. Hamashita ¹ , and U. Moon <i>School of EECS, Oregon State University, Corvallis, OR, USA</i> ¹ <i>Asahi Kasei Microdevices Corporation, Atsugi, Japan</i>
14-3	A 1V 350μW 92dB SNDR 24 kHz ΔΣ Modulator in 0.18μm CMOS 357 Liyuan Liu ¹ , Dongmei Li ² , Liangdong Chen ² , Chun Zhang ¹ , Shaojun Wei ¹ and Zhihua Wang ¹ ¹ <i>Institute of Microelectronics, 2 Department of Electronic Engineering, Tsinghua University, Beijing, China</i>
14-4	A Low-Power Continuous-TimeΔΣ Modulator for Electret Microphone Applications 361 Hashem Zare-Hoseini ^{1,2} , Izzet Kale ² , and Richard C. S. Morling ² ¹ <i>Cambridge Silicon Radio (CSR), Cambridge, UK</i> ² <i>Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK</i>
14-5	A Regulator-Free 84dB DR Audio-Band ADC for Compact Digital Microphones 365 Huy-Binh Le, Sang-Gug Lee, and Seung-Tak Ryu <i>Department of Electrical Engineering, KAIST, Daejeon, Korea</i>
14-6	Power Optimization of High Performance ΔΣ Modulators for Portable Measurement Applications 369 Jian Xu, Xiaobo Wu, Hangjing Wang and Junyi Shen Bill Liu <i>Institute of VLSI Design, Zhejiang University, Hangzhou City, China</i> <i>SDC, Analog Devices Inc, Shanghai City, China</i>

Session 15

Memory

15-1	A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant Timing Generation of SRAM Sense Amplifiers 373 Yusuke Niki, Atsushi Kawasumi, Azuma Suzuki, Yasuhisa Takeyama, Osamu Hirabayashi, Keiichi Kushida, Fumihiko Tachibana, Yuki Fujimura, and Tomoaki Yabe <i>Center for Semiconductor Research and Development, Toshiba Corporation Semiconductor Company, Kawasaki, Japan</i>
15-2	Highly Reliable Reference Bitline Bias Designs for 64Mb and 128Mb Chain FeRAMs 377 Ryu Ogiwara, Daisaburo Takashima, Sumiko Doumae, Shinichiro Shiratake, Ryousuke Takizawa and Hidehiro Shiga <i>Center for Semiconductor Research & Development, Semiconductor Company, Toshiba Corporation, JAPAN</i>
15-3	A 5.42nW/kB Retention Power Logic-Compatible Embedded DRAM with 2T Dual-Vt Gain Cell for Low Power Sensing Applications 381 Yoonmyung Lee, Mao-Ter Chen, Junsun Park, Dennis Sylvester, David Blaauw <i>University of Michigan, Ann Arbor, Michigan</i>
15-4	A Fully CMOS-Comptible 672-bit EEPROM for Passive RFID Tag Application 385 Jong-Min Baek, Jung-Hoon Chun, Kee-Won Kwon Jihong Kim, Myung Ho Yoo <i>The Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, Korea</i> <i>Security and Solution Business, Samsung Techwin Co., LTD., Seongnam, Korea</i>