

2010 17th IEEE International Conference on Electronics, Circuits, and Systems

(ICECS 2010)

**Athens, Greece
12-15 December 2010**

Pages 1-618



IEEE Catalog Number: CFP10773-PRT
ISBN: 978-1-4244-8155-2

TABLE OF CONTENTS

EFFICIENT MODULO 2^N+1 SUBTRACTORS FOR WEIGHTED OPERANDS	1
<i>Costas Efstathiou</i>	
AN EFFICIENT DUAL-MODE FLOATING-POINT MULTIPLY-ADD FUSED UNIT	5
<i>K. Manolopoulos, D. Reisis, V. A. Chouliaras</i>	
RNS MULTI-VOLTAGE LOW-POWER MULTIPLY-ADD UNIT	9
<i>I. Kouretas, V. Paliouras</i>	
ANALYSIS OF COMPRESSOR ARCHITECTURES IN MOS CURRENT-MODE LOGIC	13
<i>Giuseppe Caruso, Daniela Di Sclafani</i>	
ALTERNATIVES FOR LOW-COMPLEXITY COMPLEX ROTATORS	17
<i>Fahad Qureshi, Mario Garrido, Oscar Gustafsson</i>	
A COMPACT VOLTAGE-CONTROLLED TRANSCONDUCTOR WITH HIGH LINEARITY	21
<i>M. Pedro, J. Galán, T. Sánchez-Rodríguez, R. Jiménez, C. Luján-Martínez, R. G. Carvajal</i>	
FAST-SETTLING LOW-POWER TWO-STAGE SELF-BIASED CMOS AMPLIFIER USING FEEDFORWARD-REGULATED CASCODE DEVICES	25
<i>E. Santin, M. Figueiredo, R. Tavares, J. Goes, L. B. Oliveira</i>	
A 1.2-V PSEUDO-DIFFERENTIAL OTA WITH COMMON-MODE FEEDFORWARD IN 65-NM CMOS	29
<i>Syed Ahmed Aamir, J. Jacob Wikner</i>	
16-CHANNEL READOUT ASIC FOR A HODOSCOPE	33
<i>Shi-Ming Deng, Hervé Mathez, Denis Dauvergne, Guo-Neng Lu</i>	
SIZING ANALOG CIRCUITS USING AN SQP AND BRANCH AND BOUND BASED APPROACH	37
<i>M. Pehl, M. Zwerger, H. Graeb</i>	
FIRST ORDER NOISE SHAPING LOCAL-OSCILLATOR BASED TIME-TO-DIGITAL CONVERTER	41
<i>Francesco Brandonisio, Michael Peter Kennedy, Franco Maloberti</i>	
POWER OPTIMIZATION OF CMOS PROGRAMMABLE GAIN AMPLIFIERS WITH HIGH DYNAMIC RANGE AND COMMON-MODE FEED-FORWARD CIRCUIT	45
<i>A. J. Ginés, R. Doldán, A. Rueda, E. Peralías</i>	
FREQUENCY DOWN-CONVERSION WITH COMPLEMENTARY-MOS INVERTERS	49
<i>H. Barthélemy, E Kussener, S. Bourdel, W. Rahajandraibe</i>	
A 400 MHZ 0.934PS RMS JITTER MULTIPLYING DELAY LOCK LOOP IN 90-NM CMOS PROCESS	53
<i>Chiou-Bang Chen, Horng-Yuan Shih</i>	
FROM NANOSCALE TECHNOLOGY SCENARIOS TO COMPACT DEVICE MODELS FOR AMBIPOLAR DEVICES	57
<i>Sebastien Fregonese, Cristell Maneux, Thomas Zimmer</i>	
EMERGING MEMORY TECHNOLOGIES FOR RECONFIGURABLE ROUTING IN FPGA ARCHITECTURE	62
<i>Pierre-Emmanuel Gaillardon, M. Haykel Ben-Jamaa, Giovanni Betti Beneventi, Fabien Clermidy, Luca Perniola</i>	
LOGIC CELLS AND INTERCONNECT STRATEGIES FOR NANOSCALE RECONFIGURABLE COMPUTING FABRICS	66
<i>I. O'Connor, K. Jabeur, D. Navarro, N. Yakymets, P. E. Gaillardon, M. H. Ben Jamaa, F. Clermidy</i>	
SYNTHESIS OF REGULAR COMPUTATIONAL FABRICS WITH AMBIPOLAR CNTFET TECHNOLOGY	70
<i>Michele De Marchi, Shashikanth Bobba, M. Haykel Ben Jamaak, Giovanni De Micheli</i>	
RECONFIGURABLE ULTRA LOW POWER LNA FOR 2.4GHZ WIRELESS SENSOR NETWORKS	74
<i>T. Taris, A. Mabrouki, H. Kraimia, Y. Deval, J.-B. Begueret</i>	
RECONFIGURABLE MULTIBAND MULTIMODE LNA FOR LTE/GSM, WIMAX, AND IEEE 802.11.A/B/G/N	78
<i>Anh Tuan Phan, Ronan Farrell</i>	
CMOS LNA OPTIMIZATION TECHNIQUES: COMPARATIVE STUDY	82
<i>V. Papageorgiou, S. Vlassis</i>	
A VARIABLE GAIN MULTIBAND SHUNT FEEDBACK LNA FOR LTE	86
<i>Stefan Kaehlert, Dirk Bormann, Ralf Wunderlich, Stefan Heinen</i>	
OPTIMIZED PASSIVE DEVICES FOR LOW-POWER LNA DESIGN	92
<i>Ignacio Gil, Raúl Fernández, Javier J. Sieiro, José M. López-Villegas</i>	
A LINEAR DIGITAL VCO FOR CLOCK DATA RECOVERY (CDR) APPLICATIONS	98
<i>Ryan Helinski, Thomas Leboeuf, Colby Hoffman, Payman Zarkesh-Ha</i>	
PROCESS-VARIATION TOLERANT DESIGN TECHNIQUES FOR MULTIPHASE CLOCK GENERATION	102
<i>Manohar Nagaraju, Wei Wu, Cameron T. Charles</i>	
A 3 GHZ DLL-BASED CLOCK GENERATOR WITH STUCK LOCKING PROTECTION	106
<i>Yo-Hao Tu, Hsiang-Hao Chang, Cheng-Liang Hung, Kuo-Hsing Cheng</i>	
DESIGN OF A 7-BIT 1GSPS FOLDING-INTERPOLATION A/D CONVERTER WITH SELF-CALIBRATION TECHNIQUE	110
<i>Younghoon Kim, Jungwon Jeon, Kyuik Cho, Daeyun Kim, Joonho Moon, Minkyu Song</i>	
CALIBRATION OF HIGH-RESOLUTION FLASH ADCS BASED ON HISTOGRAM TEST METHODS	114
<i>A. Jalili, S. M. Sayedi, J. J. Wikner, K. Palmkvist, M. Vesterbacka</i>	
PSEUDORANDOM SEQUENCE GENERATION FOR MISMATCH ANALOG COMPENSATION OF ADCS	118
<i>Victor R. Gonzalez-Diaz, Edoardo Bonizzoni, Franco Maloberti</i>	

A LOW-POWER 12-BIT 2ND-ORDER Σ-Δ ANALOG-TO-DIGITAL CONVERTER FOR CMOS IMAGE SENSORS	122
<i>Gun-Hee Yun, Min-Kyu Kim, Jong-Boo Kim, Min-Seok Shin, Oh-Kyong Kwon</i>	
A CLUSTER-HEAD SELECTION ALGORITHM FOR WIRELESS SENSOR NETWORKS	130
<i>Ashish Rajshekhar Chalak, Sudip Misra, Mohammad S. Obaidat</i>	
AN EFFICIENT PROCEDURE FOR PACKET COLLISION RESOLUTION IN WIRELESS SLOTTED ALOHA MIMO SYSTEMS	134
<i>Nejah Missaoui, Ines Kammoun, Mohamed Siala</i>	
WORKCELL CONCATENATION USING WIFI-BASED WIRELESS NETWORKED CONTROL SYSTEMS	138
<i>Tarek K. Refaat, Ramez M. Daoud, Hassanein H. Amer, Mai Hassan, Omneya M. Sultan</i>	
A MECHANISM FOR REDUCING CONGESTION WHILE ROUTING BULKY DATA IN MOBILE AD HOC NETWORKS	142
<i>Sanjay K. Dhurandher, Mohammad S. Obaidat, Khushboo Diwakar</i>	
DESIGN AND VERIFICATION OF A LAYER-2 ETHERNET MAC CLASSIFICATION ENGINE FOR A GIGABIT ETHERNET SWITCH	146
<i>Jorge Tonfat, Ricardo Reis</i>	
RANDOM FORESTS-BASED 2D-TO-3D VIDEO CONVERSION	150
<i>Mahsa T. Pourazad, Panos Nasiopoulos, Ali Bashashati</i>	
DIRECT APPROACH TO IMAGE EDGE DETECTION USING DIFFERENTIATORS	154
<i>Mohamad Adnan Al-Alaoui</i>	
ERROR MEASURES FOR SEGMENTATION RESULTS: EVALUATION ON SYNTHETIC IMAGES	158
<i>Aicha Baya Goumeidane, Mohammed Khamadja</i>	
GUIDELINES FOR CAPTURING HIGH QUALITY STEREOSCOPIC CONTENT BASED ON A SYSTEMATIC SUBJECTIVE EVALUATION	162
<i>Di Xu, Lino Coria, Panos Nasiopoulos</i>	
CALIBRATION OF INPUT-MATCH AND ITS CENTER FREQUENCY FOR AN INDUCTIVELY DEGENERATED LOW NOISE AMPLIFIER	188
<i>Sami Mahersi, Hassene Mnif, Mourad Loulou</i>	
SUB-THZ HIGH GAIN WIDE-BAND LOW NOISE AMPLIFIERS IN 90NM RF CMOS TECHNOLOGY	174
<i>Amneh Akour, Waleed Khalil, Mohammed Ismail</i>	
INDUCTIVE COUPLING FOR IMBALANCE IMPROVEMENT IN A UWB BALUN EMPLOYED IN A FOLDED CASCODE MIXER	178
<i>Dimitrios Mavridis, Michail Papamichail, Grigoris Kalivas, George Papadopoulos</i>	
A 109DB PSRR, 31μW FULLY-MOSFET BANDGAP VOLTAGE REFERENCE IN 0.13μM CMOS TECHNOLOGY	184
<i>Kianoush Sour, Hossein Shamsi, Sarvenaz Samadian, Hossein Mirzaie</i>	
LOW-AREA TUNABLE CMOS RESISTOR WITH IMPROVED LINEARITY	190
<i>Cosmin Popa</i>	
ELECTRONICALLY TUNABLE PLL CONTROLLER DESIGN USING OTA	198
<i>Bhaba Priyo Das, Neville Watson, Yonghe Liu</i>	
TECHNIQUE OF 3D NILT BASED ON COMPLEX FOURIER SERIES AND QUOTIENT-DIFFERENCE ALGORITHM	203
<i>Lubomír Brancík</i>	
LOW-VOLTAGE RAIL-TO-RAIL BULK-DRIVEN CMFB NETWORK WITH IMPROVED GAIN AND BANDWIDTH	207
<i>Fernando Castaño, Guido Torelli, Raquel Pérez-Aloe, Juan M. Carrillo</i>	
RECONFIGURABLE PSEUDO FLOATING-GATE ANALOG CIRCUITS	213
<i>Y. Berg, M. Azadmehr</i>	
DIGITALLY-CONTROLLED DC-DC CONVERTER WITH VARIABLE SWITCHING FREQUENCY	219
<i>Robert Priewasser, Matteo Agostinelli, Stefano Marsili, Mario Huemer</i>	
433 MHZ IMPLANTABLE WIRELESS STIMULATION OF SPINAL NERVES	223
<i>J. P. Carmo, J. C. Ribeiro, J. F. Ribeiro, M. F. Silva, P. M. Mendes, J. H. Correia</i>	
A COMPLETE DEVICE DEDICATED TO ECG SIGNAL MEASUREMENT WITH INTEGRATED 3D HALL SENSOR FOR SIGNAL CORRECTION	227
<i>Nicolas Pillet, Mohsen Ayachi, Vincent Frick, Hervé Berviller, Jacques Felblinger, Jean Philippe Blondé</i>	
PROGRESS IN SELF-STABILIZING CAPSULES FOR IMAGING OF THE LARGE INTESTINE	231
<i>Dobromir Filip, Orly Yadid-Pecht, Martin P. Mintchev</i>	
SOC ARCHITECTURE FOR REAL-TIME INTERACTIVE PAINTING BASED ON LATTICE-BOLTZMANN	235
<i>Domien Nowicki, Luc Claesen</i>	
A DIGITAL IC RANDOM NUMBER GENERATOR WITH LOGIC GATES ONLY	239
<i>Ulkuhan Guler, Salih Ergun, Gunhan Dundar</i>	
DESIGNS AND COMPARISONS OF AUTHENTICATION MODULES FOR IPSEC IN CONFIGURABLE AND EXTENSIBLE EMBEDDED PROCESSOR	243
<i>Harris E. Michail, George S. Athanasiou, George Makridakis, Costas E. Goutis</i>	
CONTROL UNIT FOR A CONTINUOUS VARIABLE TRANSMISSION FOR USE IN AN ELECTRIC CAR	247
<i>Francarl Galea, Edward Gatt, Owen Casha, Ivan Grech</i>	
A FLEXIBLE REAL TIME SYSTEM FOR BROADBAND TIME-FREQUENCY ANALYSIS IN 130 NM CMOS	251
<i>Ludovic Noury, Habib Mehrez</i>	
A FPGA IMPLEMENTATION OF LOW-COMPLEXITY NOISE REMOVAL	255
<i>Takeaki Matsubara, Vasily G. Moshnyaga, Koji Hashimoto</i>	

A NOC-BASED MULTI-{SOFT}CORE WITH 16 CORES	259
<i>Eduard Fernandez-Alonso, David Castells-Rufas, Sergi Risueño, Jordi Carrabina, Jaume Joven</i>	
HANDLING RECONVERGENT PATHS USING CONDITIONAL PROBABILITIES IN COMBINATORIAL LOGIC NETLIST RELIABILITY ESTIMATION	263
<i>Josep Torras Flaquer, Jean-Marc Daveau, Lirida Naviner, Philippe Roche</i>	
ASPEN: AN ASYNCHRONOUS SIGNAL PROCESSOR FOR ENERGY EFFICIENT SENSOR NODES	268
<i>Soumik Ghosh, Jared Tessier, Magdy A. Bayoumi</i>	
OPTIMAL MODULUS SETS FOR EFFICIENT RESIDUE-TO-BINARY CONVERSION USING THE NEW CHINESE REMAINDER THEOREMS	273
<i>Narendran Narayanaswamy, Alexander Skavantzios, Thanos Stouraitis</i>	
A DYNAMIC DFI-COMPATIBLE STROBE QUALIFICATION SYSTEM FOR DOUBLE DATA RATE (DDR) PHYSICAL INTERFACES.....	277
<i>Alexios Alexandropoulos, Fotis Plessas, Michael Birbas</i>	
POWER-PERFORMANCE OPTIMIZATION USING FUZZY CONTROL OF SIMULTANEOUS SUPPLY VOLTAGE AND BODY BIASING SCALING	281
<i>Hamid Reza Pourshaghghi, José Pineda De Gyvez</i>	
NOVEL WIDE VOLTAGE RANGE LEVEL SHIFTER FOR NEAR-THRESHOLD DESIGNS.....	285
<i>Maryam Ashouei, Herman Luijmes, Jan Stuijt, Jos Huiskens</i>	
GATE OXIDE TRAP CHARACTERIZATION UNDER DC AND PULSE STRESS	289
<i>S. Park, J. Lee, Y. Ryu, J. Kang, B. So, D. Baek</i>	
NOVEL HIGH SPEED AND ULTRA LOW VOLTAGE CMOS FLIP-FLOPS	293
<i>Y. Berg</i>	
VB-DVFS: A NEW ALGORITHM FOR POWER EFFICIENCY OF CMP WITH GALS.....	297
<i>Duan Wei, Fan Qi Fei, Huang Kun, Zhang Ge</i>	
CHARACTERISTICS OF DOUBLE-GATE POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS FOR AMOLED PIXEL DESIGN.....	301
<i>I. Pappas, D. Tassis, S. Siskos, C. A. Dimitriadis</i>	
A NEW LOW-POWER AND LOW-COMPLEXITY ALL DIGITAL PLL (ADPLL) IN 180NM AND 32NM.....	305
<i>Arash Abadian, Mojtaba Lotfizad, Nasser Erfani Majd, Mohammad Bagher Ghaznavi Ghouschi, Hossein Mirzaie</i>	
X-AXIS SPATIAL REDUNDANCY SUPPRESSION: CONTRIBUTION TO THE INTEGRATION OF SMART READING TECHNIQUES IN A STANDARD CMOS VISION SENSOR.....	311
<i>Hawraa Amhaz, Gilles Sicard</i>	
THERMO-MECHANICAL ANALYSIS OF A RECONFIGURABLE WAFER-SCALE INTEGRATED CIRCUIT	315
<i>Mohammed Bougataya, Ouassama Berriah, Ahmed Lakhssassi, Adel-Omar Dahmane, Yves Blaquière, Yvon Savaria, Richard Norman, Richard Prytula</i>	
DESIGN OF 9T SRAM FOR DYNAMIC VOLTAGE SUPPLIES BY A MULTIOBJECTIVE OPTIMIZATION APPROACH.....	319
<i>A. Hans Kristian Otnes Berge, B. Matthias Blesken, C. Snorre Aunet, D. Ulrich Ruckert</i>	
TOWARDS AN IEEE 802.15.4 SDR TRANSCEIVER	323
<i>Josep Sabater, Jose Maria Gomez, Manel Lopez</i>	
VERIFICATION OF A VHDL GPS BASEBAND PROCESSOR USING A SIMULINK-BASED TEST BENCH GENERATOR	327
<i>Terence Zarb, Ivan Grech, Edward Gatt, Owen Casha, Joseph Micallef</i>	
PERFORMANCE ANALYSIS OF THE MAP TURBO-EQUALIZER AND MAPPING OPTIMIZATION FOR BICM	331
<i>Sihem Chaabouni, Noura Sellami, Mohamed Siala</i>	
A MODIFIED RIJNDAEL ALGORITHM AND IT'S IMPLEMENTATION USING FPGA.....	335
<i>Ahmed A. Mohamed, Ahmed H. Madian</i>	
SOURCE COMPENSATION SCHEME FOR REDUCING IMPACT OF VARIABILITY ON DIFFERENTIAL AMPLIFIER IN 35NM CMOS.....	339
<i>Feng Hong, David R. S. Cumming</i>	
A BEHAVIORAL AND TEMPERATURE MEASUREMENTS-BASED MODELING OF AN OPERATIONAL AMPLIFIER USING VHDL-AMS	343
<i>Sahbi Baccar, Timothée Lévi, Dominique Dallet, Vladimir Shitikov, François Barbara Schlumberger</i>	
0.8V BULK-DRIVEN VARIABLE GAIN AMPLIFIER.....	347
<i>George Raikos, Spyridon Vlassis</i>	
A LOW-VOLTAGE CURRENT SORTING CIRCUIT BASED ON 4-T MIN-MAX CMOS SWITCH	351
<i>Jordi Madrenas, Daniel Fernández, Jordi Cosp</i>	
A VERSATILE TECHNIQUE FOR LINEARLY TUNABLE TRANSCONDUCTORS.....	355
<i>G. Raikos, S. Vlassis</i>	
DATA DETECTION FOR COOPERATIVE VEHICULAR COMMUNICATION SYSTEMS WITH UNKNOWN CHANNELS	359
<i>Lanlan He, Shaodan Ma, Yik-Chung Wu, Tung-Sang Ng</i>	
RESOURCE ALLOCATION ALGORITHM FOR MIMO-OFDMA SYSTEMS WITH MINIMUM RESOURCES GUARANTEE	363
<i>Vasileios D. Papoutsis, Ioannis G. Fraimidis, Stavros A. Kotsopoulos</i>	
A REACTIVE OPTIMIZED LINK STATE ROUTING PROTOCOL FOR MOBILE AD HOC NETWORKS.....	367
<i>Sanjay K. Dhurandher, Mohammad S. Obaidat, Mukta Gupta</i>	

ADAPTIVE POWER RECONFIGURABILITY FOR PREVENTING EXCESSIVE POWER DISSIPATION IN WIRELESS RECEIVERS.....	371
<i>Alp Oguz, Dominique Morche, Catherine Dehollain, Erkan Nevzat Isa</i>	
TRACKING-OPTIMAL PRE- AND POST-PROCESSING FOR H.264 COMPRESSION IN TRAFFIC VIDEO SURVEILLANCE APPLICATIONS.....	375
<i>E. Soyak, S. A. Tsafaris, A. K. Katsaggelos</i>	
HARDWARE IMPLEMENTATION OF FAST FORWARDING ENGINE USING STANDARD MEMORY AND DEDICATED CIRCUIT.....	379
<i>Kazuya Zaitou, Koji Yamamoto, Yasuto Kuroda, Kazunari Inoue, Shingo Ata, Ikuo Oka</i>	
HIGH PERFORMANCE ARCHITECTURES FOR THE ARITHMETIC ENCODER OF THE H.264/AVC CABAC ENTROPY CODER.....	383
<i>Vagner Rosa, Leandro Max, Sergio Bampi</i>	
A HIGH THROUGHPUT PIPELINED ARCHITECTURE FOR H.264/AVC DEBLOCKING FILTER.....	387
<i>Nikolaos Kefalas, George Theodoridis</i>	
A LOW-COST HARDWARE ARCHITECTURE BINARIZER DESIGN FOR THE H.264/AVC CABAC ENTROPY CODING.....	392
<i>André Luís Del Mestre Martins, Vagner Rosa, Sergio Bampi</i>	
A 2.9-30.3GHZ FOURTH-HARMONIC VOLTAGE-CONTROLLED OSCILLATOR IN 130NM SIGE BICMOS TECHNOLOGY.....	396
<i>Yang Lin, David E. Kotecki</i>	
A LOW POWER LOW PHASE NOISE CMOS VOLTAGE-CONTROLLED OSCILLATOR.....	422
<i>Mohammad Niaboli-Guilani, Alireza Saberhari, Reza Meshkin</i>	
A 0.8-13.4GHZ COMBINED VOLTAGE-CONTROLLED OSCILLATOR WITH AN EXCLUSIVE-OR IN 130NM SIGE BICMOS.....	426
<i>Yang Lin, David E. Kotecki</i>	
PHYSICAL DESIGN TRADEOFFS IN POWER DISTRIBUTION NETWORKS FOR 3-D ICS.....	430
<i>Ioannis Tsioutsios, Vasilis F. Pavlidis, Giovanni De Micheli</i>	
DESIGN AND ANALYSIS OF A NOVEL 8T SRAM CELL FOR ADIABATIC AND NON-ADIABATIC OPERATIONS.....	434
<i>Jiaoyan Chen, Dilip Vasudevan, Emanuel Popovici, Michel Schellekens, Peter Gillen</i>	
TRANSIENT CURRENT AND DELAY ANALYSIS FOR RESISTIVE-OPEN DEFECTS IN FUTURE 16 NM CMOS CIRCUITS.....	438
<i>Mohammad Fawaz, Nader Kobrosli, Ahmad Chkeir, Ali Chehab, Ayman Kayssi</i>	
YIELD ENHANCEMENT BY TUBE REDUNDANCY IN CNFET-BASED CIRCUITS.....	442
<i>Rehman Ashraf, Rajeev K. Nain, Malgorzata Chrzanoswska-Jeske, Siva G. Narendra</i>	
A NEW ARCHITECTURE OF COMPANDING INTEGRATOR FOR CMOS CURRENT-MODE ANALOG FILTERS.....	446
<i>Lucas Costa D'Eça, Robson Nunes De Lima, Ana Isabela Araújo Cunha</i>	
IMPROVED LINEARITY CMOS ACTIVE RESISTOR BASED ON COMPLEMENTARY COMPUTATIONAL CIRCUITS.....	450
<i>Cosmin Popa</i>	
DESIGN OF LOW-VOLTAGE LOG-DOMAIN FILTERS WITH MAXIMIZED DYNAMIC RANGE.....	454
<i>Vasilis Kolios, Costas Psychalinos</i>	
DIFFERENTIAL VOLTAGE CLASS-AB CURRENT CONTROLLED CURRENT CONVEYOR.....	458
<i>Filomila Kafe, Costas Psychalinos</i>	
A LOW-PASS FILTER WITH AUTOMATIC FREQUENCY TUNING FOR A BLUETOOTH RECEIVER.....	462
<i>M. Pedro, J. Galán, T. Sánchez-Rodríguez, F. Muñoz, R. G. Carvajal, A. López-Martín</i>	
DESIGN OF PARALLEL LDPC INTERLEAVER ARCHITECTURE: A BIPARTITE EDGE COLORING APPROACH.....	466
<i>Awais Sani, Philippe Coussy, Cyrille Chavet, Eric Martin.</i>	
VLSI IMPLEMENTATION AND PERFORMANCE OF TURBO DECODING STOPPING CRITERIA.....	470
<i>Angelos Spanos, Vassilis Paliouras</i>	
TDTL ARCHITECTURE WITH FAST ERROR CORRECTION TECHNIQUE.....	475
<i>Omar Al-Kharji Al-Ali, Nader Anani, P. Ponnappalli, M. A. Al-Qutayri, S. R. Al-Araji</i>	
CALCULATION OF CYCLE LENGTHS IN HIGHER-ORDER MASH DDSMS WITH CONSTANT INPUTS.....	479
<i>Brian Fitzgibbon, Michael Peter Kennedy</i>	
EXTENSION OF THE DSL COVERAGE AREA FOR HIGH DEFINITION IPTV VOD SERVICES USING H.264 SCALABLE VIDEO CODING.....	483
<i>Anne-Sophie Bacquet, Christophe Deknudt, Patrick Corlay, Mohamed Gharbi, François-Xavier Coudoux</i>	
MPEG-4 AVC STREAM WATERMARKING BY ST-MDM TECHNIQUES.....	487
<i>Marwen Hasnaoui, Maher Belhaj, Mihai Mitrea, Françoise Prêteux</i>	
LOW COMPLEXITY H.264/AVC SPATIAL RESOLUTION TRANSCODING IN THE TRANSFORM DOMAIN.....	491
<i>A-S. Bacquet, C. Deknudt, P. Corlay, F-X. Coudoux, M. Gazelet</i>	
AN ON-CHIP PARALLEL MEMORY ARCHITECTURE FOR A STEREO VISION SYSTEM.....	495
<i>Andy Motten, Luc Claesen</i>	
REAL-TIME CANNY EDGE DETECTION PARALLEL IMPLEMENTATION FOR FPGAS.....	499
<i>Christos Gentsos, Calliope-Louisa Sotiropoulou, Spiridon Nikolaidis, Nikolaos Vassiliadis</i>	

A COMPACT MODEL FOR MM-WAVE TRANSMISSION LINES AND INTERCONNECTS ON LOSSY CMOS SUBSTRATES	503
<i>Amneh Akour, Waleed Khalil, John Volakis, Mohammed Ismail</i>	
NOVEL DESIGNS FOR HIGH-EFFICIENCY MILLIMETER-WAVE ZERO-BIAS DETECTORS	507
<i>Chun-Yen Huang, Chin-Chung Nien, Chen-Ming Li, Ya-Chung Yu, Li-Yuan Chang, Jenn-Hwan Tarn</i>	
LOW POWER MILLIMETER WAVE ACTIVE SIGE SUB-HARMONIC UP-CONVERSION MIXER WITH ULTRA LOW DRIVING POWER	511
<i>Kok Meng Lim, Jiangmin Gu, Yang Lu, Jinna Yan, Wei Meng Lim, Kaixue Ma, Kiat-Seng Yeo</i>	
IMPROVED DESIGN OF THE BB-SOC WHICH INCORPORATED THE ULTRA HIGH SPEED MULTI LEVEL QAM MODEM FOR MM-WAVE RADIO SYSTEMS, AND ITS PERFORMANCE	515
<i>Kazuya Kojima, Yasuhiro Toriyama, Masatoshi Nagayasu, Toru Taniguchi</i>	
ACTIVITY PROFILE DRIVEN SIMULTANEOUS VT ASSIGNMENT AND POWER SWITCH SIZING FOR LEAKAGE POWER MINIMIZATION IN NANOMETER CMOS DESIGN	519
<i>Ashoka Sathanur, Jos Huisken, Jan Stuyt, Harmke De Groot</i>	
RESOURCE-AWARE TASK ALLOCATION AND SCHEDULING FOR SEGBUS PLATFORM	523
<i>Khalid Latif, Tiberiu Seceleanu, Cristina Seceleanu, Hannu Tenhunen</i>	
NAROUTO: AN OPEN-SOURCE FRAMEWORK FOR SUPPORTING ARCHITECTURE-LEVEL EXPLORATION AT HETEROGENEOUS FPGAS	527
<i>H. Sidiropoulos, K. Siozios, D. Soudris</i>	
BITWIDTH-AWARE HIGH-LEVEL SYNTHESIS FOR DESIGNING LOW-POWER DSP APPLICATIONS	531
<i>G. Lhairech-Lebreton, P. Coussy, D. Heller, E. Martin</i>	
BIT-WIDTH EXPLORATION OVER 3D ARCHITECTURES USING HIGH-LEVEL SYNTHESIS	535
<i>Ioannis Kouras, Antonis Papanikolaou, George Economakos, Dimitrios Soudris</i>	
OPTIMAL FILTERING OF INCREMENTAL FIRST-ORDER SIGMA-DELTA MODULATORS WITH SWEEP INPUT	539
<i>Sylvain Marechal, Francois Kruppenacher, Maher Kayal</i>	
TIME-DOMAIN EQUIVALENT DESIGN OF CONTINUOUS-TIME $\Sigma\Delta$ MODULATORS	543
<i>Oscar Belotti, Franco Maloberti</i>	
A FIXED-PULSE SHAPE FEEDBACK TECHNIQUE WITH REDUCED CLOCK-JITTER SENSITIVITY IN CONTINUOUS-TIME SIGMA-DELTA MODULATORS	547
<i>Yang Jiang, Kim-Fai Wong, Chen-Yan Cai, Sai-Weng Sin, U. Seng-Pan, Rui P. Martins</i>	
A LOW-POWER DELTA-SIGMA MODULATOR USING DYNAMIC-SOURCE-FOLLOWER INTEGRATORS	551
<i>Ryoto Yaguchi, Fumiyuki Adachi, Takao Waho</i>	
A 0.5V 94DB SNR CT-$\Sigma\Delta$ MODULATOR FOR IMPLANTABLE AND PORTABLE BIOMEDICAL DEVICES	555
<i>Farid Bautista, Sergio O. Martinez-Chapa, Olivier Rossetto, Graciano Dieck-Assad</i>	
THE LOW-COST IMPLEMENT OF A PHASE CODING SSVEP-BASED BCI SYSTEM	559
<i>Kuo-Kai Shyu, Po-Lei Lee, Ming-Huan Lee, Yun-Jen Chiu</i>	
SCALABLE LOW COST ARCHITECTURE FOR ANALYSIS OF LAB-ON-CHIP DATA	565
<i>Spyridon Blionas</i>	
A FULL DIGITAL LOW POWER DPSK DEMODULATOR AND CLOCK RECOVERY CIRCUIT FOR HIGH DATA RATE NEURAL IMPLANTS	571
<i>Aymen Ghenim, Mohamed Ghorbel, Ahmed Ben Hamida</i>	
MEMORY-AWARE MULTIPLE REFERENCE FRAME MOTION ESTIMATION FOR THE H.264/AVC STANDARD	575
<i>Mateus Grellert, Felipe Sampaio, Bruno Hecktheuer, Julio C. B. De Mattos, Luciano Agostini</i>	
SHAPE INDEPENDENT VLSI-ARCHITECTURE DESIGN APPROACH FOR 2D MORPHOLOGICAL OPERATIONS WITH NON-FLAT STRUCTURING ELEMENTS	579
<i>Markus Holzer, Frank Schumacher, Thomas Greiner, Wolfgang Rosenstiel</i>	
EFFICIENT HARDWARE SOLUTION FOR LOW POWER AND ADAPTIVE IMAGE-COMPRESSION IN WSN	583
<i>Med Lassaad Kaddachi, Adel Soudani, Ibtihel Nouira, Vincent Lecuire, Kholdoun Torki</i>	
A HIGH THROUGHPUT CAVLC HARDWARE ARCHITECTURE WITH PARALLEL COEFFICIENTS PROCESSING FOR HDTV H.264/AVC ENCONDING	587
<i>Fábio Luís Livi Ramos, Bruno Zatt, Thaísa Leal Silva, Altamiro Susin, Sergio Bampi</i>	
HOMOGENEITY AND DISTORTION-BASED INTRA MODE DECISION ARCHITECTURE FOR H.264/AVC	591
<i>Guilherme Corrêa, Cláudio Diniz, Sergio Bampi, Daniel Palomino, Roger Porto, Luciano Agostini</i>	
A 65NM CMOS FULLY INTEGRATED 31.5 DBM TRIPLE SFDS POWER AMPLIFIER DEDICATED TO W-CDMA APPLICATION	595
<i>Y. Luque, N. Deltimple, E. Kerhervé, D. Belot</i>	
A NOVEL 2.4 GHZ CMOS CLASS-E POWER AMPLIFIER WITH EFFICIENT POWER CONTROL FOR WIRELESS COMMUNICATIONS	599
<i>Reza Meshkin, Alireza Saberkari, Mohammad Niaboli-Guilani</i>	
A FULLY DIFFERENTIAL MONOLITHIC 2.4GHZ PA FOR IEEE 802.15.4 BASED ON EFFICIENCY DESIGN FLOW	603
<i>Rafaella Fiorelli, Eduardo Peralias, Nicolas Barabino, Fernando Silveira</i>	
COMPARATIVE EFFICIENCY ANALYSIS OF DYNAMICALLY SUPPLIED POWER AMPLIFIERS (PA)	607
<i>Orlando Lazaro, Gabriel A. Rincón-Mora</i>	
DESIGN OF ENERGY EFFICIENT POWER AMPLIFIER FOR 4G USER TERMINALS	611
<i>Abubakar Sadiq Hussaini, Raed Abd-Alhameed, Jonathan Rodriguez</i>	

SHORT-CIRCUIT ENERGY DISSIPATION MODEL FOR SUB-100NM CMOS BUFFERS	615
<i>Labros Bisdounis</i>	
OPTIMAL SPECIFICATION OF A RECEIVER BLOCKS FROM GLOBAL SPECIFICATIONS: EXAMPLE OF IEEE 802.15.4	619
<i>Papy Ndungidi, Ursula Dongmo, Fortunato Dualibe, Carlos Valderrama</i>	
ESTIMATING DESIGN QUALITY OF DIGITAL SYSTEMS VIA MACHINE LEARNING.....	623
<i>Qi Guo, Tianshi Chen, Haihua Shen, Yunji Chen</i>	
GENETIC ALGORITHM BASED VARIABLE ORDERING OF BDDS FOR MULTI-LEVEL LOGIC OPTIMIZATION WITH AREA-POWER TRADEOFFS	627
<i>Saurabh Chaudhury, Anirban Dutta</i>	
SYNTHESIS OF PROVABLY-CORRECT HARDWARE WITH OPTIONS.....	631
<i>Michael F. Dossis</i>	
NEW APPROACH FOR ENHANCING EFFICIENCY OF COMPUTER AIDED DESIGN IN CIRCUIT SIMULATION	635
<i>David Cerny, Josef Dobes</i>	
LATENCY AND POWER OPTIMIZATION IN AAA METHODOLOGY FOR INTEGRATED CIRCUITS	639
<i>Y. Elloumi, M. Akil, T. Grandpierre, M. Bedoui</i>	
ROUTING ALGORITHMS PERFORMANCE IN DIFFERENT ROUTING SCOPES	643
<i>Tiago J. Reimann, Glauco B. V. Santos, Ricardo A. L. Reis</i>	
LATTICE-BASED MEMORY ALLOCATION FOR DATA-INTENSIVE SIGNAL PROCESSING APPLICATIONS.....	647
<i>Doru V. Nasui, Florin Balasa</i>	
A STUDY ON LAYOUT QUALITY OF AUTOMATIC GENERATED CELLS	651
<i>Gracieli Posser, Adriel Ziesemer Jr., Daniel Guimares Jr., Gustavo Wilke, Ricardo Reis</i>	
SIMULATION-BASED OPTIMIZATION OF CCIIS' PERFORMANCES IN WEAK INVERSION	655
<i>A. Sallem, I. Guerra-Gómez, M. Fakhfakh, M. Loulou, E. Tlelo-Cuautle</i>	
TIMING VERIFICATION OF CYCLIC SYSTEMS BASED ON TEMPORAL CONSTRAINT ANALYSIS.....	659
<i>Ahmed Azzabi, El Mostapha Aboulhamid, Gabriella Nicolescu</i>	
DESIGN AND IMPLEMENTATION OF A SOFT-DECISION DECODER FOR CORTEX CODES	663
<i>Patrick Adde, Christophe Jego, Raphael Le Bidan, Jorge Ernesto Perez Chamorro</i>	
A LOW-NOISE WIDE RANGE DELTA-SIGMA FREQUENCY SYNTHESIZER FOR DTV BROADBAND	667
<i>Te-Wen Liao, Jun-Ren Su, Chung-Chih Hung</i>	
A 3.2GBPS SINGLE-ENDED RECEIVER USING SELF-REFERENCE GENERATION TECHNIQUE FOR DRAM INTERFACE	671
<i>Hyeon-Cheon Seol, Jun-Yong Song, Kang-Sub Kwak, Oh-Kyong Kwon</i>	
INTERFERER PERFORMANCE DEPENDENCY ON ANALOG-DIGITAL-CONVERSION OF GNSS-CLASS SIGNALS IN GPS RECEIVERS.....	675
<i>Christoph Schultz, Markus Hammes, Rainer Kreienkamp, Lars Lemke, Stefan Van Waasen</i>	
THE FREQUENCY SPECTRUM OF POLAR MODULATED PWM SIGNALS AND THE IMAGE PROBLEM	679
<i>Shuli Chi, Christian Vogel, Peter Singerl</i>	
A TWO OP-AMPS THIRD-ORDER $\Sigma\Delta$ MODULATOR WITH COMPLEX CONJUGATE NTF ZEROS	683
<i>Aldo Pena Perez, Oscar Belotti, Edoardo Bonizzoni, Franco Maloberti</i>	
DIRECT RESIDUE-TO-ANALOG CONVERSION SCHEME BASED ON CHINESE REMAINDER THEOREM	687
<i>Omar Abdelfattah, Andraws Swidan, Zeljko Zilic</i>	
MODELING MICROMELODIC EFFECTS IN STANDARD ARABIC USING MOMEL	691
<i>Amina Chentir, Daniel J. Hirst, Mhania Guerti</i>	
A NEW METHOD FOR ENHANCEMENT OF THE NOISY SPEECH WITH LOW SNR.....	698
<i>Roghayeh Doost, Abolghasem Sayadian, Hossein Shamsi, Hossein Mirzaie</i>	
AUTOMATIC SEGMENTATION OF BRAIN TUMORS FROM MR IMAGES USING UNDECIMATED WAVELET TRANSFORM AND GABOR WAVELETS	702
<i>Gayatri Mirajkar, Balaji Barbadekar</i>	
STREAM IMPLEMENTATION OF SERIAL MORPHOLOGICAL FILTERS WITH APPROXIMATED POLYGONS.....	706
<i>Jan Bartovsky, Petr Dokladal, Eva Dokladalova, Vjaceslav Georgiev</i>	
VHDL IMPLEMENTATIO OF A DMX512 DECODER O A FPGA	710
<i>Nicholas Attard, Steve Camilleri, Roberto Drago, Maverick Hili, Owen Casha, Edward Gatt, Ivan Grech</i>	
A LOW-AREA FILTER BANK DESIGN METHODOLOGY FOR ON-CHIP ADC TESTING	718
<i>Nicolas Mechouk, Dominique Dallet, Lilian Bossuet, Bertrand Le Gal</i>	
ESTIMATING COMPLEXITY IN MULTI RATE SYSTEMS	726
<i>Thomas Schlechter</i>	
A CONTINUOUS-FLOW, VARIABLE-LENGTH FFT SDF ARCHITECTURE	730
<i>N. Polychronakis, D. Reisis, E. Tsilis</i>	
VECTOR-RADIX-$2^2 \times 2^2$ FAST FOURIER TRANSFORM ALGORITHM	734
<i>Monir T. Hamood, Saïd Boussakta</i>	
A HIGH PERFORMANCE FULL PIPELINED ARQUITECTURE OF MLP NEURAL NETWORKS IN FPGA.....	742
<i>Antonyus P. Do A. Ferreira, Edna N. Da S. Barros</i>	
MODEL-BASED DESIGN FLOW FOR NOC-BASED MPSOCS	750
<i>Luciano Ost, Leandro Soares Indrusiak, Sanna Määttä, Marcelo Mandelli, Jari Nurmi, Fernando Moraes</i>	

IMPROVED MPSOC CO-DESIGN METHODOLOGY FOR STREAM ORIENTED PROCESSING APPLICATIONS	754
<i>Abdelhalim Samahi, Mounir Boukadoum</i>	
POWER- AND PERFORMANCE-AWARE IP MAPPING FOR NOC-BASED MPSOC PLATFORMS	758
<i>Khalid Latif, Amir-Mohammad Rahmani, Tiberiu Seceleanu, Hannu Tenhunen</i>	
SYSPY: USING PYTHON FOR PROCESSOR-CENTRIC SOC DESIGN	762
<i>Evangelos Logaras, Elias S. Manolakos</i>	
A SURVEY OF A/D-CONVERTER PERFORMANCE EVOLUTION	766
<i>Bengt E. Jonsson</i>	
PDF FOLDING FOR STOCHASTIC FLASH ADCS	770
<i>Skyler Weaver, Benjamin Hershberg, Un-Ku Moon</i>	
A FULLY INTEGRATED 4GHZ CONTINUOUS-TIME BANDPASS DELTA-SIGMA CONVERTER	778
<i>Q. Béraud-Sudreau, A. Mariano, D. Dallet, Y. Deval, J-B. Begueret</i>	
COMPLETE TIME-DOMAIN BEHAVIORAL MODEL OF ANALOG TO DIGITAL CONVERTER BLOCK USING SIMULINK® FOR ADVANCED RF RECEIVER ARCHITECTURES	782
<i>F. Cannone, G. Avitabile, G. Coviello, D. Cascella</i>	
ALL-DIGITAL TAD-OFDM DETECTION FOR SENSOR INTERFACE USING TAD-DIGITAL SYNCHRONOUS DETECTION	786
<i>Takamoto Watanabe, Tomohito Terasawa</i>	
SDR WAVEFORM COMPONENTS IMPLEMENTATION ON SINGLE FPGA MULTIPROCESSOR PLATFORM	790
<i>M. I. Taj, O. Hammami, M. Akil</i>	
STUDY OF BROADBAND POSTBEAMFORMER INTERFERENCE CANCELER ANTENNA ARRAY PROCESSOR USING ORTHOGONAL INTERFERENCE BEAMFORMER	794
<i>Lal C. Godara, Presila Israt</i>	
BASEBAND PROCESSOR FOR RF-MIMO WLAN	798
<i>V. Elvira, J. Ibanez, I. Santamaria, M. Krstic, K. Tittelbach-Helmrich, Z. Stamenkovic</i>	
A LOW-COST CURRENT SENSOR WITH A NOVEL MODULATED INTERFACE (F-PWM)	802
<i>Abdoulkarim Bouabana, Constantinos Sourkounis</i>	
A 32-CHANNEL ASIC FOR X-RAY DETECTORS	807
<i>L. Picolli, S. Caccia, M. Grassi, P. Malcovati, G. Bertuccio</i>	
A MEASURING METHOD FOR HIGH PRECISION OPTICAL ANGLE DETECTION WITH NO INTERFERENCE OF AMBIENT LIGHT	811
<i>Jürgen Oehm, Christian Koch, Andreas Gornik</i>	
A NOVEL CHOPPING-SPINNING MAGFET DEVICE	815
<i>Vincent Frick, Huy Binh Nguyen, Luc Hebrard</i>	
A 16-CHANNEL CAPACITANCE-TO-PERIOD CONVERTER WITH OFFSET COMPENSATION FOR SENSOR APPLICATIONS	819
<i>Ioannis Ramfos, Stavros Chatzandroulis</i>	
LOW-ENERGY MULTI-PATH ADIABATIC CMOS DRIVER FOR LOW-ENERGY SYSTEM APPLICATIONS WITH LARGE CAPACITIVE LOAD	823
<i>Jose C. Garcia, Juan A. Montiel-nelson, Saeid Nooshabadi</i>	
EXPLORATION OF CRYPTOGRAPHIC ASIP DESIGNS FOR WIRELESS SENSOR NODES	827
<i>Ioanna Tsekoura, Georgios Selimis, Jos Hulzink, Franck Catthoor, Jos Huisken, Harmke De Groot, Constantinos Goutis</i>	
MULTIPLE V_{DD} ON 3D NOC ARCHITECTURES	831
<i>Kostas Siozios, Iraklis Anagnostopoulos, Dimitrios Soudris</i>	
A 2.45GHZ POWER HARVESTING CIRCUIT IN 90NM CMOS	835
<i>G. Giannakas, F. Plessas, G. Nassopoulos, G. Stamoulis</i>	
A POWER GRID ANALYSIS AND VERIFICATION TOOL BASED ON A STATISTICAL PREDICTION ENGINE	839
<i>M. K. Tsiampas, D. Bountas, P. Merakos, N. E. Evmorfopoulos, S. Bantas, G. I. Stamoulis</i>	
DELAY LINE ADJUSTMENT FOR THE OPTIMIZATION OF DIGITAL CONTINUOUS TIME FILTERS	843
<i>Dieter Brückmann, Karsten Konrad, Nima Tavangaran</i>	
DIRECT DESIGN OF BANDSTOP WAVE DIGITAL LATTICE FILTERS	847
<i>M. Yaseen</i>	
AN RFID ATTENDANCE AND MONITORING SYSTEM FOR UNIVERSITY APPLICATIONS	851
<i>A. Kassem, M. Hamad, Z. Chalhoub, S. El Dahdaah</i>	
AN EFFICIENT METHOD TO PERFORM RANGE ANALYSIS FOR DSP CIRCUITS	855
<i>Yu Pang, Katarzyna Radecka, Zeljko Zilic</i>	
RADIX-2 DECIMATION IN TIME (DIT) FFT IMPLEMENTATION BASED ON A MATRIX-MULTIPLE CONSTANT MULTIPLICATION APPROACH	859
<i>Sidinei Ghissoni, Eduardo Costa, Cristiano Lazzari, José Monteiro, Levent Aksoy, Ricardo Reis</i>	
COLUMN PARALLEL SINGLE-SLOPE ADC WITH TIME TO DIGITAL CONVERTER FOR CMOS IMAGER	863
<i>Muung Shin, Masayuki Ikebe, Junichi Motohisa, Eiichi Sano</i>	
A DIGITAL PROCESSOR FOR FULL CALIBRATION OF PIPELINED ADCS	867
<i>Mohammad Fardad, Javad Frounchi, Ghader Karimian</i>	
COMPARISON OF DEM AND BEET LINEARIZATION TECHNIQUES FOR FLASH ANALOG-TO-DIGITAL CONVERTERS USING A SFDR METRIC	871
<i>Christopher D. McGuinness, Eric J. Balster, Frank A. Scarpino</i>	

AN ULTRA LOW POWER 9-BIT 1-MS/S PIPELINED SAR ADC FOR BIO-MEDICAL APPLICATIONS	878
<i>Guohe Yin, U-Fat Chio, He-Gong Wei, Sai-Weng Sin, U. Seng-Pan, Rui Paulo Martins, Zhihua Wang</i>	
MISMATCH AWARE POWER AND AREA OPTIMIZATION OF SUCCESSIVE-APPROXIMATION ADCS	882
<i>Jia Mao, Fredrik Jonsson, Li-Rong Zheng</i>	
2.6 GHZ RECEIVER FOR ON-CHIP OPTICAL NETWORKING IN 65NM CMOS TECHNOLOGY	886
<i>Letizia Fragomeni, Fabio Agostino, Alberto Scandurra, Francesco G. Della Corte</i>	
DIGITAL CARTESIAN FEEDBACK LINEARIZATION OF SWITCHED MODE POWER AMPLIFIERS	890
<i>Alejandro Viteri, Amir Zjajo, Thijmen Hamoen, Nick Van Der Meijs</i>	
WIDE-BAND RECEIVER ARCHITECTURE WITH FLEXIBLE BLOCKER FILTERING TECHNIQUES	894
<i>Christian Izquierdo, Andreas Kaiser, Franck Montaudon, Philippe Cathelin</i>	
A NON-COHERENT MULTI-BAND IR-UWB HDR TRANSCIEVER BASED ON ENERGY DETECTION	898
<i>Mohamad Mroué, Sylvain Haese, Ghaïs El-Zein, Stéphane Mallégo, Stéphane Paquelet</i>	
DESIGN OF FULLY-INTEGRATED RF FRONT-END FOR LARGE IMAGE REJECTION AND WIRELESS COMMUNICATION APPLICATIONS	902
<i>Fayrouz Haddad, Wenceslas Rahajandraibe, Lakhdar Zaid, Oussama Frioui</i>	
ANALYTICAL MODEL FOR P-N JUNCTIONS UNDER POINT SOURCE ILLUMINATION	906
<i>B. Blanco-Filgueira, P. Lopez, J. Doge</i>	
TEMPERATURE COMPENSATION METHOD FOR LOGARITHMIC CMOS VISION SENSOR USING CMOS VOLTAGE REFERENCE BANDGAP TECHNIQUE	910
<i>Hakim Zimouche, Gilles Sicard</i>	
LOW POWER SENSOR NODE PROCESSOR ARCHITECTURE	914
<i>Goran Panic, Thomas Basmer, Klaus Tittelbach-Helmrich, Lukasz Lopacinski</i>	
DYNAMIC RECONFIGURATION IN WIRELESS SENSOR NETWORKS	918
<i>Mihai Galos, Fabien Mileyville, David Navarro</i>	
TRANSMISSION CHANNEL BEHAVIORAL MODEL FOR A WIRELESS SENSORS NETWORK SIMULATOR	922
<i>N. Nasreddine, J. L. Boizard, J. Y. Fourniols</i>	
ORGANIC MEMRISTIVE DEVICE AND ITS APPLICATION FOR THE INFORMATION PROCESSING	926
<i>Victor Erokhin, M. P. Fontana</i>	
MEMRISTIVE SYSTEMS ANALYSIS OF 3-TERMINAL DEVICES	930
<i>Blaise Mouttet</i>	
A REVIEW ON MEMRISTIVE DEVICES AND APPLICATIONS	934
<i>T. Prodromakis, C. Toumazou</i>	
CELLULAR NEURAL NETWORKS WITH MEMRISTIVE CELL DEVICES	938
<i>Gy. Cserey, A. Rak, B. Jakli, T. Prodromakis</i>	
A FRONT END CHIP DEVELOPMENT FOR THE SLHC CMS SLICON STRIP TRACKER	942
<i>Hervé Chanal, Didier Contardo, Yannick Zoccarato</i>	
DIGITAL COCHLEA MODEL IMPLEMENTATION USING XILINX XC3S500E SPARTAN-3E FPGA	946
<i>Isabel Gambin, Ivan Grech, Owen Casha, Edward Gatt, Joseph Micallef</i>	
HIGHLY INTEGRATED PACKET-BASED AER COMMUNICATION INFRASTRUCTURE WITH 3GEVENT/S THROUGHPUT	950
<i>S. Hartmann, S. Schiefer, S. Scholze, J. Partzsch, C. Mayr, S. Henker, R. Schuffny</i>	
DESIGN OF A LOW LATENCY SPECTRUM ANALYZER USING THE GOERTZEL ALGORITHM WITH A NETWORK ON CHIP	954
<i>Laurent Jójczyk, Paulo Possa, Carlos Valderrama</i>	
TRACEABILITY FROM “FARM TO FORK” USING RFID TECHNOLOGY	958
<i>Philippos Tragas, Elias S. Manolakos</i>	
A GA-BASED METHOD FOR EFFICIENT INTERCONNECT CAPACITANCE COMPUTATION IN MIXED-SIGNAL INTEGRATED CIRCUITS USING SETS OF LINEAR CHARGES	962
<i>Yiorgos I. Bonizios, Michael G. Dimopoulos, Alkis A. Hatzopoulos</i>	
SIMULATION OF INTRINSIC BIPOLAR TRANSISTOR MECHANISMS FOR FUTURE CAPACITOR-LESS EDRAM ON BULK SUBSTRATE	966
<i>R. Pulicani, O. Goducheau, H. Degoirat, H. Aziza, A. Pérez, E. Bergeret</i>	
A STATISTICAL DESIGN METHOD FOR GIGA BIT MEMORY ARRAYS AND BEYOND	970
<i>C. Caillat, E. Carman, J. M. Daga, C. Ouvrard, P. Bauser</i>	
LOW LEAKAGE MULTI-V_{TH} TECHNIQUE FOR SEQUENTIAL CIRCUITS AT TRANSISTOR LEVEL IN NANOTECHNOLOGY	974
<i>Abdoul Rjoub, Hassan Almanasrah</i>	
A TRUE ZERO-LOAD STABLE CMOS CAPACITOR-FREE LOW-DROPOUT REGULATOR WITH EXCESSIVE GAIN REDUCTION	978
<i>John Hu, Mohammed Ismail</i>	
A DIGITALLY CONTROLLED LINEAR VOLTAGE REGULATOR IN A 65NM CMOS PROCESS	982
<i>Thomas Jackum, Gerhard Maderbacher, Wolfgang Pribyl, Roman Riederer</i>	
STATE-DEPENDENT ADC SCHEME FOR DIGITALLY ISOLATED SMPC	986
<i>Martin Scharrer, Mark Halton, Tony Scanlan, Karl Rinne</i>	
EFFECTIVE MODELING OF TEMPERATURE EFFECTS ON LITHIUM POLYMER CELLS	990
<i>F. Baronti, G. Fantechi, E. Leonardi, R. Roncella, R. Saletti</i>	
NONLINEAR ROBUST CONTROL FOR DC-DC CONVERTERS	994
<i>Argiris G. Soldatos, Petros P. Karamanakos, Konstantinos G. Pavlou, Stefanos N. Manias</i>	

CONTROL FOR HIGH-SPEED ARCHIMEDEAN SPIRAL NANOPositionING.....	998
<i>Andreas Kotsopoulos, Angeliki Pantazi, Theodore Antonakopoulos</i>	
PARAMETER DEPENDENT LYAPUNOV FUNCTIONS FOR STABILITY OF LINEAR PARAMETER VARYING SYSTEMS.....	1002
<i>N. Aouani, S. Salhi, G. Garcia, M. Ksouri</i>	
CHAOS CONTROL IN A TRANSMISSION LINE MODEL.....	1006
<i>Ioana Triandaf</i>	
FUNDAMENTAL RELIABILITY ISSUES OF ADVANCED CHARGE-TRAPPING FLASH MEMORY DEVICES.....	1009
<i>L. Larcher, A. Padovani</i>	
PHASE-CHANGE RAM MODELLING AND DESIGN VIA A GILLESPIE-TYPE CELLULAR AUTOMATA APPROACH.....	1013
<i>J. Vazquez, P. Ashwin, K. I. Kohary, C. D. Wright</i>	
MULTILEVEL PHASE-CHANGE MEMORY.....	1017
<i>N. Papandreou, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, H. Pozidis, E. Eleftheriou</i>	
USING FLASH MEMORIES AS SIMO CHANNELS FOR EXTENDING THE LIFETIME OF SOLID-STATE DRIVES.....	1021
<i>Maria Varsamou, Theodore Antonakopoulos</i>	
ASYNCHRONOUS CLS FOR ZERO CROSSING BASED CIRCUITS.....	1025
<i>Hariprasath Venkatram, Ben Hershberg, Un-Ku Moon</i>	
IMPLEMENTATION OF MULTI-CHANNEL LED DRIVER WITH LOW INTER-CHANNEL CURRENT DEVIATION USING SELF-OPTIMIZED ACTIVE CURRENT REGULATOR.....	1033
<i>Jae-Hyoun Park, Hyung-Do Yoon, Kyeong-Hak Seo</i>	
MONOLITHIC IMPLEMENTATION OF A DOUBLE-SCROLL CHAOTIC ATTRACTOR AND APPLICATION TO RANDOM NUMBER GENERATION.....	1037
<i>Ulkuhan Guler, Salih Ergun</i>	
EFFICIENT TESTING OF AN OPTICAL FEEDBACK PIXEL DRIVER USING WAVELET ANALYSIS.....	1041
<i>Michael G. Dimopoulos, Alexios D. Spyronasios, Nikolas P. Papadopoulos, Alkis A. Hatzopoulos</i>	
AN INTEGRATED VOLTAGE-MODE PWM CONTROLLED BUCK CONVERTER WITH ACTIVE COMPENSATION.....	1045
<i>Lei Liao, Tobias D. Werth, Stefan Kaehlert, Ralf Wunderlich, Stefan Heinen</i>	
DESIGN OF 4-BIT PARALLEL SUB-SAMPLING A/D CONVERTER FOR IR-UWB RECEIVER.....	1049
<i>Shenjie Wang, Zhiliang Hong</i>	
DESIGNING WIDEBAND VOLTAGE CONTROLLED OSCILLATORS FOR SOFTWARE-DEFINED RADIO.....	1053
<i>Mehul R. Naik, C. H. Vithalani</i>	
A NON-LINEAR MODEL FOR MICROPOWER RECTIFIERS IN UHF-BAND RFIDS.....	1057
<i>Xiao Liu, Catherine Dehollain</i>	
REFLECTOMETER APPARATUS FOR RAPID DETERMINATION OF WATER-CEMENT RATIO.....	1061
<i>N. T. Ali, K. Mubarak, Neil McEwan, K. A. Mezher, A. Kulaib, A. Al-Zarouni</i>	
A 2.3-GHZ TO 5.8-GHZ CMOS RECEIVER FRONT-END FOR WIMAX/WLAN.....	1068
<i>Saul Rodriguez, Jad G. Atallah, Ana Rusu, Mohammed Ismail</i>	
ANALYSIS OF PARASITIC EFFECTS OF SMALL-OUTLINE PACKAGES FOR HIGHFREQUENCY INTEGRATED CIRCUITS.....	1072
<i>Chen Zhai, Muhammad Dawood</i>	
A RANDOM-BASED FRACTIONAL-N FREQUENCY DIVIDER FOR SPURIOUS TONES CANCELLATION.....	1076
<i>Nicolas Regimbal, Yann Deval, Franck Badets, Jean-Baptiste Bégueret</i>	
LOW-COMPLEX BPSK DEMODULATION USING ABSOLUTE COMPARISON.....	1080
<i>Youngjoo Lee, Goeun Lim, In-Cheol Park</i>	
DESIGN OF A DOUBLE BALANCED SQUARE LAW CMOS UP-CONVERSION MIXER WITH IMPROVED INPUT ISOLATION TECHNIQUE FOR HIGH FREQUENCY APPLICATIONS.....	1088
<i>S. M. Shahriar Rashid, A. B. M. H. Rashid</i>	
IMPROVED RF CMOS ACTIVE INDUCTOR WITH HIGH SELF RESONANT FREQUENCY.....	1092
<i>C. Andriesei, L. Goras, F. Temcamani, B. Delacressonniere</i>	
SMALL SIGNAL CHARACTERIZATION AND MODELING OF LC-TANKS FABRICATED IN BICMOS PROCESS.....	1096
<i>C. Andrei, Gregory Bassement, Didier Depreeuw, Guy Imbert</i>	
FREQUENCY SCAN TECHNIQUE FOR INKJET-PRINTED CHIPLESS SENSOR TAG READING.....	1100
<i>Victor Montilla, Eloi Ramon, Jordi Carrabina</i>	
CONTROL OF A ROBOTIC MANIPULATOR USING NEURAL NETWORK BASED PREDICTIVE CONTROL.....	1104
<i>Kamel Kara, Tedj Eddine Missoum, Kamel Eddine Hemsas, Mohamed Laid Hadjili</i>	
FIRMWARE/SOFTWARE PLATFORM FOR RAPID DEVELOPMENT OF PC-BASED DATA ACQUISITION SYSTEMS.....	1108
<i>F. Baronti, A. Lazzeri, R. Roncella, R. Saletti</i>	
DESIGN, VALIDATION AND FPGA IMPLEMENTATION OF A BRUSHLESS DC MOTOR SPEED CONTROLLER.....	1112
<i>Bogdan Alecsa, Alexandru Onea</i>	
FREQUENCY ANALYSIS OF LINEAR TIME-VARYING SYSTEMS.....	1116
<i>Shervin Erfani, Nima Bayan</i>	

ONLINE ESTIMATION OF INDUCTION MOTOR STATE SPACE SYSTEM USING RECURSIVE LEAST-SQUARES	1120
<i>Bjarte Hoff, Waldemar Sulkowski</i>	
A NOVEL 1V, 24μW, $\Sigma\Delta$ MODULATOR USING AMPLIFIER & COMPARATOR BASED SWITCHED CAPACITOR TECHNIQUE, WITH 10-KHZ BANDWIDTH AND 64DB SNDR	1124
<i>Shafqat Ali, Steve Tanner, Pierre Andre Farine</i>	
A LOW-VOLTAGE LOW-POWER FREQUENCY-TO-VOLTAGE CONVERTER FOR VCO FEEDBACK LINEARIZATION	1132
<i>Jørgen Andreas Michaelsen, Dag T. Wisland</i>	
BUILT-IN SELF CALIBRATION FOR PROCESS VARIATION IN SINGLE-LOOP CONTINUOUS-TIME SIGMA-DELTA MODULATORS	1136
<i>Julian Garcia, Ana Rusu</i>	
A NEW TWO-STAGE OP-AMP USING GATE-DRIVEN, AND POSITIVE FEEDBACK TECHNIQUES	1140
<i>Hossein Mirzaie, Hassan Khameh, Hossein Shamsi</i>	
CONVERGENCE IN RECONFIGURABLE EMBEDDED SYSTEMS	1144
<i>Carlos Valderrama, Laurent Joczycyk, Paulo Possa</i>	
SYNCHRONIZATION WITH TIMING RECOVERY LOOP IN UHF RFID READER RECEIVERS	1148
<i>Peng Wei, Bo Li, Yuqing Yang, Hao Min, Junyu Wang</i>	
AN EFFICIENT SYNCHRONIZATION METHOD FOR OFDM SYSTEMS IN MULTIPATH CHANNELS	1152
<i>Leila Nasraoui, Leila Najjar Atallah, Mohamed Siala</i>	
A NEW PARALLEL ALGORITHM FOR FULL-DIGITAL PHASELOCKED LOOP FOR HIGH-THROUGHPUT CARRIER AND TIMING RECOVERY SYSTEMS	1156
<i>Keitarou Kondou, Makoto Noda</i>	
OPTIMAL LOCATION MANAGEMENT IN MOBILE COMPUTING WITH HYBRID GENETIC ALGORITHM AND PARTICLE SWARM OPTIMIZATION (GA-PSO)	1160
<i>Lipo Wang, Guanglin Si</i>	
DESIGN SPACE EXPLORATION FOR FPGA-BASED MULTIPROCESSING SYSTEMS	1164
<i>Calliope-Louisa Sotiropoulou, Spiridon Nikolaidis</i>	
DFFT: DESIGN FOR TROJAN TEST	1168
<i>Yier Jin, Nathan Kupp, Yiorgos Makris</i>	
A NEW METHODOLOGY FOR ACCURATE PREDICTIVE ROBUSTNESS ANALYSIS OF DESIGNS IMPLEMENTED IN SRAM-BASED FPGAS	1172
<i>R. Leveugle, M. Ben Jrad</i>	
A SPATIALLY RECONFIGURABLE FAST DIFFERENTIAL INTERFACE FOR A WAFER SCALE CONFIGURABLE PLATFORM	1176
<i>Olivier Valorge, Yves Blaquière, Yvon Savaria</i>	
VLSI IMPLEMENTATION OF RECONFIGURABLE CELLS FOR RFU IN EMBEDDED PROCESSORS	1180
<i>G. C. Cardarilli, L. Di Nunzio, R. Fazzolari, C. Lenci, M. Re</i>	
ON THE RECEIVER SYSTEM FEASIBILITY FOR MOBILE DVB – S APPLICATIONS IN THE KU – BAND (10.7 – 12.75 GHZ): AN INTRODUCTION TO THE DESIGN METHODOLOGY	1184
<i>A. Fouque, J–B. Bégueret, Y. Deval, D. Belot</i>	
A NOVEL LOW-POWER FULLY-DIFFERENTIAL CURRENT-REUSE CASCADED CG-CS-LNA FOR 6-9-GHZ UWB RECEIVERS	1188
<i>Peng Wang, Fredrik Jonsson, Li-Rong Zheng</i>	
LOW-POWER HIGH-LINEARITY 0.13-μM CMOS WCDMA RECEIVER FRONT-END	1192
<i>Anh Tuan Phan, Seok-Kyun Han, Sang-Gug Lee</i>	
EXPERIMENTAL RESULTS OBTAINED FROM A 1.6 GHZ CMOS QUADRATURE OUTPUT PHASE LOCKED LOOP WITH ON-CHIP DC-DC CONVERTER	1196
<i>Owen Casha, Ivan Grech, Edward Gatt, Joseph Micallef</i>	
DESIGN AND IMPLEMENTATION OF THE DIGITAL CONTROLLER FOR A FUEL CELL DC-DC POWER CONVERTER SYSTEM	1200
<i>O. A. Ahmed, J. A. M. Bleijs</i>	
INTERRUPT CONTROLLER FOR DSP-BASED CONTROL OF MULTI-RAIL DC-DC CONVERTERS WITH NON-INTEGGER SWITCHING FREQUENCY RATIO	1204
<i>James Mooney, Simon Effler, Mark Halton, Abdhussain E. Mahdi</i>	
EFFICIENCY OPTIMIZATION OF INTEGRATED DC-DC BUCK CONVERTERS	1208
<i>Gregory Sizikov, Avinoam Kolodny, Eby G. Fridman, Michael Zelikson</i>	
50 NA, 1 V NANOWATT RESISTOR-FREE COMPACT CMOS CURRENT REFERENCES	1212
<i>Edith Kussener, F. Rudolf, F. Guigues, H. Barthelemy, Wei Liu, John Hu, Mohammed Ismail</i>	
A MULTI UNSYMMETRICAL BEAM TAPERED SLOT –YAGI ANTENNA FOR PMMW IMAGING	1216
<i>Ya-Chung Yu, Chun-Yen Huang, Li-Yuan Chang, Chin-Chung Nien, Jenn-Hwan Tarn</i>	
INKJET PRINTED ANTENNAS FOR NFC SYSTEMS	1220
<i>Jordi Mujal, Eloi Ramon, Elkin Díaz, Jordi Carrabina, Álvaro Calleja, Ricardo Martínez, Lluís Terés</i>	
LOW-POWER CMOS FULLY INTEGRATED TRANSMITTERS EXPLOITING ON-CHIP ANTENNAS	1224
<i>Letizia Fragomeni, Fabio Zito, Francesco G. Della Corte</i>	
AN ADAPTIVE REACTANCE-ASSISTED ANTENNA SYSTEM FOR THE MIMO UPLINK	1228
<i>Elpiniki P. Tsakalaki, Osama N. Alrabadi</i>	
SECURITY OF AES SBOX DESIGNS TO POWER ANALYSIS	1232
<i>Kean Hong Boey, Philip Hodgers, Yingxi Lu, Maire O'Neill, Roger Woods</i>	

LOW-RESOURCE ECDSA IMPLEMENTATION FOR PASSIVE RFID TAGS	1236
<i>Thomas Kern, Martin Feldhofer</i>	
ON THE HARDWARE IMPLEMENTATION EFFICIENCY OF SHA-3 CANDIDATES.....	1240
<i>Paris Kitsos, Nicolas Sklavos</i>	
TECHNIQUES TO ENABLE THE USE OF BLOCK RAMS ON FPGAS WITH DYNAMIC AND DIFFERENTIAL LOGIC	1244
<i>Rajesh Velegalati, Jens-Peter Kaps</i>	
SIDE-CHANNEL EVALUATION OF FPGA IMPLEMENTATIONS OF BINARY EDWARDS CURVES.....	1248
<i>Lejla Batina, Jip Hogenboom, Nele Mentens, Joren Moelans, Jo Vliegen</i>	

Author Index