

2010 East-West Design & Test Symposium

(EWDTs 2010)

**St. Petersburg, Russia
17-20 September 2010**



IEEE Catalog Number: CFP10DTW-PRT
ISBN: 978-1-4244-9555-9

TABLE OF CONTENTS

An Approach for PSL Assertion Coverage Analysis with High-Level Decision Diagrams	13
<i>Maksim Jenihhin, Jaan Raik, Raimund Ubar, Tatjana Shchenova</i>	
Secure Communication Protocol for Wireless Sensor Networks	17
<i>D. Rossi, M. Omaña, D. Giaffreda, C. Metra</i>	
Hardware Reduction for FSM – based Control Units using PAL Technology	21
<i>A. Barkalov, L. Titarenko, S. Chmielewski</i>	
SAT-Based Group Method for Verification of Logical Descriptions with Functional Indeterminacy	25
<i>Liudmila Cheremisinova, Dmitry Novikov</i>	
A Process Variation Detection Method	30
<i>Vazgen Melikyan, Davit Mirzoyan, Gor Petrosyan</i>	
Architecture of Queued-Free Crossbar for On-Chip Networks	34
<i>Sargis Abovyan, Gor Petrosyan, Tigran Harutyunyan</i>	
Modeling On-Chip Variations in Digital Circuits Using Statistical Timing Analysis	37
<i>Gor Petrosyan, Sargis Abovyan, Tigran Harutyunyan</i>	
Stable Current and Voltage Generation under Process Variation	40
<i>V. Melikyan, D. Mirzoyan, Sh. Karapetyan, E. Babayan</i>	
Self-Testing of Microcontrollers in the Field.....	43
<i>Janusz Sosnowski</i>	
Exploring Modeling and Testing of NAND Flash Memories	47
<i>Stefano Di Carlo, Michele Fabiano, Roberto Piazza, Paolo Prinetto</i>	
Coverage Method for FPGA Fault Logic Blocks by Spares	51
<i>Vladimir Hahanov, Eugenia Litvinova, Wajeb Gharibi, Olesya Guz</i>	
Experiments with ABIST Test Methodology Applied to Path Delay Fault Testing	59
<i>P. Manikandan, Bjørn B. Larsen, Einar J. Aas</i>	
RTL IP Abstraction into Optimized Embedded Software.....	N/A
<i>NIC</i>	
Improving Reliability for Bit Parallel Finite Field Multipliers using Decimal Hamming	69
<i>Nikolaos Mavrogiannakis, Costas Argyrides, Dhiraj K. Pradhan</i>	
Microprogram Control Unit with Code Sharing and Extended Microinstruction Format.....	73
<i>Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski</i>	
Testing and Verification of HDL-models for SoC Components.....	77
<i>Vladimir Hahanov, Irina Hahanova, Ngene Christopher Umerah, Tiecoura Yves</i>	
Metastability Testing at FPGA Circuit Design using Propagation Time Characterization	83
<i>Branka Medved Rogina, Peter Škoda, Karolj Skala, Ivan Michieli, Maja Vlah, Siniša Marijan</i>	
Fault Tolerance of Decomposed PLAs	89
<i>O. Keren, I. Levin</i>	
Verification of FPGA Electronic Designs for Nuclear Reactor Trip Systems: Test- and Invariant-Based Methods	95
<i>A. And rashov, V. Kharchenko, V. Sklyar, L. Reva, V. Dovgopolyi, V. Golovir</i>	
Cyber Space and Brain-like Computing	101
<i>Vladimir Hahanov, Wajeb Gharibi, Eugenia Litvinova, Svetlana Chumachenko</i>	
Vector Logic Analysis of Associative Matrices	113
<i>V. Hahanov, Wajeb Gharibi, S. Chumachenko, E. Litvinova</i>	
Table Data Structures for Cyber Space.....	121
<i>Vladimir Hahanov, Eugenia Litvinova, Aleksey Priymak</i>	
Process Models for Analyzing Associative Data Structures	126
<i>Vladimir Hahanov, Olesya Guz, Ngene Christopher Umerah, Vitaliy Olhovoy</i>	
A Technique to Accelerate the Vector Fitting Algorithm for Interconnect Simulation.....	130
<i>M. M. Gourary, S. G. Rusakov, S. L. Ulyanov, M. M. Zharov</i>	
Frequency Domain Techniques for Simulation of Oscillators	134
<i>M. M. Gourary, S. G. Rusakov, A. L. Stempkovsky, S. L. Ulyanov, M. M. Zharov</i>	
Component-Based Safety-Oriented On-Line Testing of Digital Systems.....	138
<i>A. Drozd, V. Kharchenko, A. Siora, V. Sklyar</i>	
Generalized Faulty Block Model for Automatic Test Pattern Generation	144
<i>F. Podyablonsky, N. Kascheev</i>	
A Technique of Optimal Built-In Self-Test Circuitries Generation	147
<i>Natalia V. Chebykina, Sergey G. Mosin</i>	

Applied Library of Adaptive Lattice Filters for Nonstationary Signal Processing	151
<i>Victor I. Djigan</i>	
GA-based and Design by Contract Approach to Test Generation for EFSMs	155
<i>Andrey Zakonov, Oleg Stepanov, Anatoly Shalyto</i>	
Implementation of a New Paradigm in Design of IIR Digital Filters	159
<i>Vladislav A. Lesnikov, Tatiana V. Naumovich, Alexander V. Chastikov, Sergey V. Armishev</i>	
PDFs Testing of Combinational Circuits based on Covering ROBDDs	163
<i>A. Matrosova, E. Nikolaeva</i>	
Path Delay Faults and ENF	167
<i>A. Matrosova, V. Lipsky, A. Melnikov, Virendra Singh</i>	
Test Minimization Technique for Multiple Stuck-at Faults of Combinational Circuit	171
<i>V. Andreeva</i>	
Testable Combinational Circuit Design Based on ZDD-implementation of ISOP Boolean Function	174
<i>S. Ostanin, R. Muchamedov</i>	
Level Quantization Effect on Accuracy of Fast Fourier Transform Algorithm	178
<i>G. S. Khanyan</i>	
On-chip Measurements of Standard-Cell Propagation Delay	182
<i>S. O. Churayev, B. T. Matkarimov, T. T. Paltashov</i>	
FPGA FFT Implementation	185
<i>S. O. Churayev, B. T. Matkarimov</i>	
A Method for Automatic Generation of an RTL-Interface from a C++ Description	188
<i>Volodymyr Obrizan</i>	
OFDM-based Audio Watermarking for Electronic Radiotelephone Identification	192
<i>Aleksandr V. Shishkin</i>	
Reconfiguration and Hardware Agents in Testing and Repair of Distributed Systems	197
<i>G. Mois, I. Stefan, Sz. Enyedi, L. Miclea</i>	
On Selection of State Variables for Delay Test of Identical Functional Units	201
<i>Aditi Kajala, Gayaprasad Sinsinwar, Rahul Raj Choudhary, Jaynarayan Tudu, Virendra Singh</i>	
Metrics of Vector Logic Algebra for Cyber Space	205
<i>Vladimir Hahanov, Alexander Mishchenko, Vitaliy Varetsa</i>	
Cyber Space Evolution	209
<i>Vladimir Hahanov, Anna Hahanova, Vagan Zakaryan</i>	
Logical Method for Detecting Faults by Fault Detection Table	216
<i>Vladimir Hahanov, Irina Pobizhenko, Tiecoura Yves</i>	
EDACs and Test Integration Strategies for NAND Flash memories	219
<i>Stefano Di Carlo, Michele Fabiano, Roberto Piazza, Paolo Prinetto</i>	
Communication Interface Synthesis from TLM 2.0 to RTL	223
<i>Nadereh Hatami, Marco Indaco, Paolo Prinetto, Gabrielle Tiotto</i>	
Sign Language Synthesis Using Hand Motion Acquisition	228
<i>N. Hatami, P. Prinetto, G. Tiotto</i>	
An Algorithm of Timing Recovery for Modem with M-ary Alphabets APK-Signals	232
<i>Victor V. Panteleev</i>	
Engineering-Maintenance Methods of the Calculation xDSL-lines	238
<i>Victor V. Panteleev, Alexander I. Vakaruk</i>	
Common-mode Signal Minimization in Differential Stage	244
<i>Sergei G. Krutchinsky, Michael S. Tsibin, Alexey E. Titov</i>	
Optimization of Sensitivity Dominating Parameters OA in Selective IP Blocks	248
<i>Sergei G. Krutchinsky</i>	
Linear Devices High Frequency Correction	N1A
<i>NIC</i>	
Adaptive Array based on “Multicore” DSP Family and Linearly Constrained Constant Modulus	
IQRD RLS Algorithm	256
<i>Irina D. Pletneva, Victor I. Djigan</i>	
Performance Investigation of Antenna Arrays by Means of Virtual Instruments	260
<i>Victor I. Djigan</i>	
Level Quantization Effects in Digital Signal Processing by Discrete Fourier Transform Method	264
<i>G. S. Khanyan</i>	
Internal Structure of Software Application for Controlling Devices via JTAG 1149 Interface	268
<i>Igor Ilyin, Rostislav Grushvitsky</i>	
Straight Edge Extraction and Localization on Noisy Images	271
<i>V. Volkov, R. Germer, A. Oneshko, D. Oralov</i>	

A Digital Implementation of Multi-h CPM Modem.....	275
<i>G. V. Kulikov, A. U. Unger, P. G. Suhanov</i>	
Quantization Step Dispersion of Direct Transformation ADC	278
<i>Stanislav S. Gritsutenko, Aleksey G. Panyukov</i>	
Blind Carrier Frequency Offset Estimation for QAM Signals Based on Weighted 4th Power of Signal Samples.....	282
<i>Alexander B. Sergienko, Alexander V. Petrov</i>	
A New Paradigm in Design of IIR Digital Filters.....	286
<i>Vladislav A. Lesnikov, Tatiana V. Naumovich, Alexander V. Chastikov, Sergey V. Armishev</i>	
Evolutionary Approach to Test Generation of Sequential Digital Circuits with Multiple Observation Time Strategy.....	290
<i>Yu. A. Skobtsov, V. Yu. Skobtsov</i>	
Two-Criterial DSSS Synchronization Method Efficiency Research.....	296
<i>H. V. Kharchenko, I. O. Tkalich, Y. I. Vdovychenko</i>	
An Entropic Approach to Diagnostic Information Compression	307
<i>Dmitriy Speranskiy</i>	
Dynamic Characteristics of Different System Design Strategies	315
<i>A. Zemliak, M. Torres, F. Reyes, S. Vergara, T. Markina</i>	
Virtual Web-Laboratory on Testware for Digital Circuits.....	N1A
<i>NIC</i>	
FPGA-based Digital Phase Difference Meter	324
<i>Yegor I. Vdovychenko</i>	
An Efficient March Test for Detection of All Two-Operation Dynamic Faults from Subclass S_{av}	325
<i>H. Avetisyan, G. Harutyunyan, V. A. Vardanian, Y. Zorian</i>	
Component Architecture with Runtime Type Definition	329
<i>E. M. Grinkrug, A. R. Shakurov</i>	
New Method of Multi-Level Optimization.....	333
<i>H. H. Asadov, Y. N. Aliyeva, L. A. Bayramova, K. Kh Ismailov</i>	
Utilization of Variation Optimization for Location of Emitter of Random Noise Signal	336
<i>H. H. Asadov, N. A. Abdullayev, M. J. Kerimov, E. F. Dadashov</i>	
Information Optimization of Distributed Net of Receivers of Acoustic Noise Type Signals	338
<i>H. H. Asadov, N. A. Abdullayev, E. A. Ibrahimov, V. M. Garayev, E. Abbaszadeh</i>	
Optimization of Information – Measuring Systems of Non-Stationary Operational Regime in Multiple Measurements Mode	340
<i>H. H. Asadov, N. A. Abdullayev, I. Kh. Agayev, N. A. Nabiyev, R. T. Rajabli</i>	
On Possibility of Stabilizing Results for Multicriteria Optimizing Linear Combination of Concurrent Functionals	342
<i>H. H. Asadov, N. A. Abdullayev, S. B. Jalilov, N. A. Nabiyev, N. H. Javadov</i>	
FREP: A Soft Error Resilient Pipelined RISC Architecture	344
<i>Viney Kumar, Rahul Raj Choudhary, Virendra Singh</i>	
Testing Beyond the SoCs in a Lego Style	348
<i>A. Tsertov, A. Jutman, S. Devadze</i>	
Cluster Computing Framework Based on Transparent Parallelizing Technology	353
<i>Vitalij Pavlenko, Viktor Burdeinyi</i>	
Thermal Aware Test Scheduling for Stacked Multi-Chip-Modules	357
<i>N. S. Vinay, Indira Rawat, Erik Larsson, M. S. Gaur, Virendra Singh</i>	
Fault Grading using Instruction-Execution Graph	364
<i>K. R. Vinutha, Virendra Singh, Anzhela Matrosova, M. S. Gaur</i>	
System Remote Control of the Robotized Complex – Pegas	372
<i>Dmitry Bagayev, Evsyakov Artem</i>	
Internet Applications Testing Automation Through Probabilistic-network Programming.....	376
<i>A. A. Bykau, I. I. Piletsky</i>	
Methodology of Algorithms Synthesis of Storage Devices Test Diagnosing.....	380
<i>Mudar Almadi, Diaa Moamar, Vladimir Ryabtsev</i>	
Building of the Logic Network of the Information Area of the Corporation.....	385
<i>Nina Khairova, Natalia Sharonova</i>	
Development of the Data-Driven Readout ASIC for Microstrip Detectors	388
<i>E. Atkin, Yu. Volkov, A. Klyuev, V. Shumihin</i>	
Advanced Modeling of Faults in Reversible Circuits.....	390
<i>Ilia Polian, John P. Hayes</i>	

Use of Predicate Categories for Modelling of Operation of the Semantic Analyzer of the Linguistic Processor	396
<i>Nina Khairova, Natalia Sharonova</i>	
Increase in Reliability of On-line Testing Methods Using Natural Time Redundancy	400
<i>A. Drozd, S. Antoshchuk, A. Martinuk, J. Drozd</i>	
Reduction in the Number of PAL Macrocells for Moore FSM Implemented with CPLD	406
<i>A. Barkalov, L. Titarenko, S. Chmielewski</i>	
ESL Design Methodology for Architecture Exploration	411
<i>F. Javaheri, Z. Navabi</i>	
A TLM2.0 Assertion Library with Centralized Monitoring Approach	418
<i>Amirali Ghofrani, Sheis Abolma'Ali, Zahra Najafi Haghi, Zainalabedin Navabi</i>	
Schematic Protection Method from Influence of Total Ionization Dose Effects on Threshold Voltage of MOS Transistors	423
<i>Vazgen Melikyan, Aristakes Hovsepyan, Tigran Harutyunyan</i>	
Virtual Tester Development Using HDL/PLI	426
<i>Arezoo Kamran, Nastaran Nemati, Somayeh Sadeghi Kohan, Zainalabedin Navabi</i>	
Merit Based Directed Random Test Generation (MDRTG) Scheme for Combinational Circuits	430
<i>Arezoo Kamran, Mohammad Saeed Jahangiry, Zainalabedin Navabi</i>	
Near Optimal Machine Learning Based Random Test Generation	434
<i>Niki Shakeri, Nastaran Nemati, Majid Nili Ahmadabadi, Zainalabedin Navabi</i>	
Security Risks in Hardware: Implementation and Detection Problem	439
<i>Alexander Adamov, Vladimir Hahanov</i>	
Facilitating Testability of TLM FIFO: SystemC Implementations	442
<i>Homa Alemzadeh, Marco Cimei, Paolo Prinetto, Zainalabedin Navabi</i>	
Code Optimization for Enhancing SystemC Simulation Time	446
<i>Homa Alemzadeh, Soheil Aminzadeh, Reihaneh Saberi, Zainalabedin Navabi</i>	
5V Tolerant Power Clamps for Mixed-Voltage IC's in 65nm 2.5V Salicided CMOS Technology	450
<i>Vazgen Melikyan, Karen Sahakyan, Armen Nazaryan</i>	
Hardware Description Language Based on Message Passing and Implicit Pipelining	454
<i>Dmitri Boulytchev, Oleg Medvedev</i>	
Between Standard Cells and Transistors: Layout Templates for Regular Fabrics	458
<i>Mikhail Talalay, Konstantin Trushin, Oleg Venger</i>	
The Problem of Trojan Inclusions in Software and Hardware	465
<i>Alexander Adamov, Alexander Saprykin</i>	
Parameterized IP Infrastructures for Fault-Tolerant FPGA-Based Systems: Development, Assessment, Case-Study	468
<i>Kulanov Vitaliy, Kharchenko Vyacheslav, Perepelitsyn Artem</i>	
Generating Test Patterns for Sequential Circuits Using Random Patterns by PLI Functions	472
<i>M. H. Haghbayan, A. Yazdanpanah, S. Karamati, R. Saeedi, Z. Navabi</i>	
Low Cost Error Tolerant Motion Estimation for H.264/AVC Standard	478
<i>M. H. Sargolzaie, M. Semsarzadeh, M. R. Hashemi, Z. Navabi</i>	
Method of Diagnosing FPGA with use of Geometrical Images	483
<i>A. S. Epifanov</i>	
System in Package. Diagnosis and Embedded Repair	487
<i>Vladimir Hahanov, Aleksey Sushanov, Yulia Stepanova, Alexander Gorobets</i>	
Technology for Faulty Blocks Coverage by Spares	492
<i>Vladimir Hahanov, Svetlana Chumachenko, Eugenia Litvinova, Oleg Zakharchenko, Natalka Kulbakova</i>	
The Unicast Feedback Models for Real-time Control Protocol	498
<i>A. V. Babich, Murad Ali Abbas</i>	
Algebra-Logical Repair Method for FPGA Logic Blocks	501
<i>Vladimir Hahanov, Sergey Galagan, Vitaliy Olchovoy, Aleksey Priymak</i>	
Constructing Test Sequences for Hardware Designs with Parallel Starting Operations Using Implicit FSM Models	506
<i>Mikhail Chupilko</i>	
Redundant Multi-Level One-hot Residue Number System Based Error Correction Codes	510
<i>Somayyeh Jafarali Jassbi, Mehdi Hosseinzade, Keivan Navi</i>	
IEEE 1500 Compliant Test Wrapper Generation Tool for VHDL Models	514
<i>Sergey Mikhtonyuk, Maksim Davydov, Roman Hwang, Dmitry Shcherbin</i>	
Early Detection of Potentially Non-synchronized CDC Paths Using Structural Analysis Technique	519
<i>Dmitry Melnik, Olga Lukashenko, Sergey Zaychenko</i>	
Architecture Design and Technical Methodology for Bus Testing	523
<i>M. H. Haghbayan, Z. Navabi</i>	

Assertion Based Verification in TLM	529
<i>A. Ghofrani, F. Javaheri, Z. Navabi</i>	
Advanced Topics of FSM Design Using FPGA Educational Boards and Web-Based Tools	534
<i>Alexander Sudnitson, Dmitri Mihailov, Margus Kruus</i>	
A Mixed HDL/PLI Test Package.....	538
<i>Nastaran Nemati, Majid Namaki-Shoushtari, Zainalabedin Navabi</i>	
A Novel High Speed Residue to Binary Converter Design Based on the Three-Moduli Set {2^n, $2^{n+1}+1$, $2^{n+1}-1$}.....	544
<i>Muhammad Mehdi Lotfinejad, Mohammad Mosleh, Hamid Noori</i>	
Phase Pictures of Properties of Complex Objects of Technical Diagnostics	547
<i>V. A. Tverdokhlebov</i>	
Extended Complete Switch as Ideal System Network	551
<i>Mikhail F. Karavay, Victor S. Podlazov</i>	
Image Compression: Comparative Analysis of Basic Algorithms	555
<i>Yevgeniya Sulema, Samira Ebrahimi Kahou</i>	
Networked VLSI and MEMS Designer for Grid	559
<i>A. I. Petrenko</i>	
COMPAS – Advanced Test Compressor	566
<i>Jirí Jenícek, Ondrej Novák</i>	

Author Index