2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium

(IEMT 2010)

Melaka, Malaysia
30 November – 2 December 2010

IEEE Catalog Number: CFP10IEU-PRT
ISBN: 978-1-4244-8825-4

PROCEEDINGS OF THE

34TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010)

Session A1	**Process I**
Session B1	**Solder Joint Reliability & Modeling**
Session C1	**Materials I**
Session D1	**Advanced Packaging I**
Session A2	**Process II**
Session B2	**Thermal/Mechanical Modeling**
Session C2	**Materials II**
Session D2	**Advanced Packaging II**
Session A3	**Reliability**
Session B3	**Electric & Power Delivery**
Session C3	**Materials III**
Session D3	**Interconnect I**
Session A4	**Techniques and Tools I**
Session B4	**Mechanics**
Session C4	**Test**
Session D4	**Interconnect II**
Session A5	**Techniques and Tools II**
Session B5	**Thermal**
Session C5	**Design**
Session D5	**Interconnect III**

Session A1

Process I

A1.1
Investigation of Bond Pad Etching Chemistries for Passivation Crack."3
Rusli Ibrahim, Michael Leoni, Au Yin Kheng, Kenny Poh Zi Song & Eu Poh Leng
Freescale Semiconductor Sdn. Bhd., MALAYSIA

A1.2
Investigations of the Effects/Influences of Dicing Techniques, Process Parameters, and Material Selections on Low-K Wafer Dicing Developments/Improvements. "7
Koh Wen Shi, Yow K.Y, Rachel Khoo & Calvin Lo
Freescale Semiconductor Sdn. Bhd., MALAYSIA

A1.3
Development of Wafer Sawing Capability on 2 mil Saw Street 4 mil Thickness with TiNiAg Back Metal. '33
PA Kam & SW Wang
ON Semiconductor, Sdn. Bhd., MALAYSIA

A1.4
Impacts to Fine Pitch Copper Wire Bonding Quality by External Airflow. "39
Lau Seng Heng, Lee Say Yeow, Loh Lee Jeng, Loh Kian Hwa & Ng Wen Chang
Carsem (M) Sdn. Bhd., MALAYSIA

A1.5
Ultra Low Loop Conversion from Gold to Copper Wire "44
Lee Kuan Fang, Kwon OD, Don Capistrano & Oranna Yauw
Kulicke & Soffa Pte. SINGAPORE

Session B1

Solder Joint Reliability & Modeling

B1.1
Integrated nCTF Pad Design On PCB For BGA Solder Joint Reliability Enhancement. "49
Fook Loon Wooi & Ooi Ing Chuan
Intel Product Sdn. Bhd., MALAYSIA

B1.2
2nd Level Reliability Drop Test Robustness for Wafer Level Packages. "53
Queck Kian Pin, Yong Wei Wei & Heitzer Ludwig
Infineon Technologies Sdn. Bhd., MALAYSIA

B1.3
Effect Of Convection And Conduction Oven To The Intermetallic Formation And Solder Joint Reliability. '57
Yong Wei Wei & Ronnie Tan Chin Wei
Infineon Technologies Sdn. Bhd., MALAYSIA

B1.4
No-clean Polymer Flux Evaluations and its Impact on BGA Solder Joint Quality and Reliability. "62
Serene Lee Choon Mei , Carlo Marbella & Tan Ai Min
Infineon Technologies Asia Pacific Pte Ltd, SINGAPORE

B1.5
Progressive Damage In Sn-4Ag-0.5Cu Solder Joints During Flexural Fatigue Of A BGA Package. "69
N.M. Shaffiar[1], W.K. Loh[2], N. Kamsah[1] & M.N. Tamin[1]
[1]Universiti Teknologi Malaysia, MALAYSIA
[2]Intel Technology Sdn. Bhd., MALAYSIA

Session C1
Materials I

C1.1
Alternative Robust Reliability Solution For Silver Finishing. "74
Soon-Lock Goh[1], Swee-Kah Lee[1], Din-Ghee Neoh[2] & Sia-Wing Kok[2]
[1]Infineon Technologies Sdn. Bhd., MALAYSIA
[2]Atotech Sdn. Bhd., MALAYSIA

C1.2
Electroless Over Pad Metallization for High Temperature Interconnections. "7:
S. Qu1[1], K. Pham[1], L. Nguyen[1], A. Prabhu[1], A. Poddar[1], Y. C. How[2], C. S. Lee[2] & K. C. Ooi[2]
[1]National Semiconductor, USA
[2]National Semiconductor Sdn. Bhd., MALAYSIA

C1.3
Adaptation of Brass Core Leadframe Material in IC Packaging. "87
Koo Kok Kiat & Tan Ai Min
Infineon Technologies Asia Pacific Pte Ltd, SINGAPORE

C1.4
Solving Eventual Bonding Quality To Enhance Adhesion For QFN Packages. "8;
Suresh Kumar[1], Siva Rao[1], MT Cheong[2], Mohd Azmeer[2] & Harun Fuaida[3]
[1]Universiti Teknikal Malaysia Melaka, MALAYSIA
[2]Carsem Semiconductor Sdn. Bhd., MALAYSIA
[3]Infineon Technologies Sdn. Bhd., MALAYSIA

C1.5
Interfacial Reactions of SAC305 and SAC405 Solders on Electroless Ni(P)/ Immersion Au and Electroless Ni(B)/ Immersion Au Finishes. "97
Siti Rabiatull Aisha[1], A. Ourdjini[1], N. M. Wah[1], H. C How[2] & Y. T. Chin[2]
[1]University Technology Malaysia, MALAYSIA
[2]Intel Technology Sdn. Bhd., MALAYSIA

Session D1
Advanced Packaging I

D1.1
Meeting the Assembly Challenges in New Semiconductor Packaging Trend "!3
LY Lim
Fairchild Semiconductor (Malaysia) Sdn. Bhd., MALAYSIA

D1.2
Plasma Process Considerations in Emerging Semiconductor Packaging Technologies "!8
Daniel Chir
Nordson MARCH, SINGAPORE

D1.3
Fabrication of Silica/Epoxy Thin Film Composite for Electronic Packaging Application. "; 2
Foo, Y.L.E.[1], Mariatti, M[1], Azizan, A.[1], & Sim, L.C.[2]
[1]Universiti Sains Malaysia,, MALAYSIA
[2] Intel Technology Sdn. Bhd., MALAYSIA

D1.4
Keep On Shrinking Interconnect Size: Is It Still The Best Solution ? "; 7
S. de Rivaz[1], A. Farcy[2], T. Lacrevaz1, B. Flechet1 & D. Deschacht[3]
[1]Université de Savoie, FRANCE
[2]STMicroelectronics, FRANCE
[3]Université Montpellier II, FRANCE

D1.5
3D Packaging Technology: Enabling the Next Wave of Applications. "; ;
Mario A. Bolanos
Texas Instruments Sdn. Bhd., MALAYSIA

Session A2
Process II

A2.1
Chipping Free Process For Combination Of Narrow Saw Street (60um) And Thick Wafer (600um) Sawing Process "326
Mohd Syahrin Amri[1], David Liew[2] & Fuaida Harun[2]
[1]Universiti Teknikal Malaysia Melaka, MALAYSIA
[2]Infineon Technologies Sdn. Bhd., MALAYSIA

A2.2
Alternative Dicing Die Attach Film Method For High Volume Small Dice Application. "32;
KF Lim
National Semiconductor Sdn. Bhd., MALAYSIA

A2.3
Thermal Simulation Study of Die Attach Delamination Effect on Plastic Package Thermal Resistance. "337
CH Mak & Eugene Lee
National Semiconductor Sdn. Bhd., MALAYSIA

A2.4
High-speed Vision Challenge for 100% Online On-Strip Inspection "343
Chen Wanliang, Xiang YongRong & Ruan Jianhua
Leshan Phoenix Semiconductor Co. Ltd., CHINA

Session B2
Thermal/Mechanical Modeling

B2.1
Application of Finite Element Analysis to Reduce Problem of Ground Ring Delamination. "349
Foo Yeong Lee, Leong Kong Yang & Chai Chee Meng
Infineon Technologies Sdn. Bhd., MALAYSIA

B2.2
Integrated Mechanical Modeling for Reliability Analysis of Polymeric Materials and Leadframe Dimensional Impact in High Density IC Packaging. "355
SK Chin & Eric Erfe
Carsem (M) Sdn. Bhd., MALAYSIA

B2.3
Advanced Finite Element Model on Copper Wire Wirebonding "363
Hsiang-Chen Hsu, Hong-Shen Chang & Shen-Li Fu
I-Shou University, TAIWAN

B2.4
Impact of Molding Parameters in PBGA Warpage "369
Loh Wei Keat, Quah Chin Aik, Lee Chee Kan & Lee Chek Loon
Intel Technology Sdn. Bhd., MALAYSIA

Session C2
Materials II

C2.1
Phase Diagram, Thermodynamics and Microstructure of Al-Mg System. "373
Souilah Zahi
Multimedia University, MALAYSIA

C2.2
Halogen Free Flame Retardants for Epoxy Substrate in Electronic Applications. "37:
Lim, P.W.K[1]., Mariatti, M.[1], Chow, W.S.[1] & Mar, K.T.[2]
[1]Universiti Sains Malaysia,, MALAYSIA
[2]Intel Technology (M) Sdn. Bhd., Pulau Pinang, Malaysia

C2.3
Measurement of Thermal Resistance of TIMs, Heat Sinks and Interfaces in Thermal Management Systems For IC Packages"384
Sivanand Somasundaram & Andrew A. O. Tay
National University of Singapore, SINGAPORE

C2.4
Tombstoning Reduction by Reflow Profile Optimisation, SMT Pad Design and Stencil Design. "389
Ho Tuck Ming & Tan Kong Ming
Carsem (M) Sdn. Bhd., MALAYSIA

Session D2
Advanced Packaging II

D2.1 – Invited Paper
Ultra Low CTE (0 ppm/C) Polyimide Film and its Potential Application "394
Dr. Yutaka Tsukada
Ritsumeikan/Osaka University, i-PACKS, JAPAN

D2.2
A Study Of Deep Body Implant Into The Base Of Vertical NPN Bipolar Transistors. "3;;
Tan Chan Lik, Cheng Chin Siong, Ong King Ang & Hussain Mohammed Reza
Infineon Technologies Sdn. Bhd., MALAYSIA

D2.3
Leaded Module - The Next Industry Trend For Best In Class Thermal Performance And Ease Of Use. ''424
KY Woo & Eugene Lee
National Semiconductor, MALAYSIA

D2.4
C45 Ultra Low k Wafer Technology with Cu Wire Bonding. ''429
Eu Poh Leng & Chin Teik Siong
Freescale Semiconductor Sdn. Bhd., MALAYSIA

Session A3
Reliability

A3.1
Influence Of Wafer Probing Against Initial Bonding. ''434
Tan Kim Guan[1] , Harun Fuaida[1], Suresh Kumar[2] & Siva Rao[2]
[1]Infineon Technologies Sdn. Bhd, MALAYSIA
[2]Universiti Teknikal Malaysia Melaka, MALAYSIA

A3.2
A Reliable Low Cost Assembly Technology for 0201 Compatible QFN, X3 Thin QFN. ''442
WL Law, Nicole Yong, SH Liew, Daniel Phuah, KF Chung & PN Ng
Carsem Sdn. Bhd., MALAYSIA

A3.3
Metal Line And Via Electromigration Improvement With Wafer Level Tests ''448
Ng Hong Seng & Evie Kho Siaw Hei
X-FAB Sarawak Sdn. Bhd., MALAYSIA

A3.4
Low Profile TSOP Approach For MSL1 Delamination Free. ''452
Chow Ti Leong & Chin Wai Lum
ON Semiconductor, Sdn. Bhd., MALAYSIA

A3.5
Interaction of Multiple Delaminations and Die in a Plastic IC Package ''455
Siow Ling Ho, Jiyin Yu & Andrew A. O. TAY
National University of Singapore, SINGAPORE

A3.6
A Consideration on the Electrical Overstress(EOS) Failure Mechanism in the Interconnection System of Liquid Crystal Display(LCD) Panel. ''45;
Jae-Hyung Kim, Dong-Nam Kim, Ho-Cheol Jang & Byung-Ju Lee
Technology Leaders & Innovators Inc., KOREA

Session B3
Electric & Power Delivery

B3.1
Design an Integrated Microprocessor Supervisory Chip for Monitoring Power Failure. ''465
N.Intan, M.Amir Abas IEEE Member & S.Sakrani
Universiti Kuala Lumpur British Malaysian Institute, MALAYSIA

B3.2
Simulation- Measurement Correlation Study of Single Ended Interfaces by using Signal Integrity and Power Integrity co-Simulation. "46;
Wong Tai Loong & Lim Chin Chuan
Intel Microelectronics Sdn. Bhd., MALAYSIA

B3.3
Filler Size Influence on Moldabilty of High Density QFN Package. "475
Chew Pei Yi, Kathleen Ong, Queck Kian Pin & Lee Swee Kah
Infineon Technologies Sdn. Bhd, MALAYSIA

B3.4
Integrated Solution for High Speed Data Filtering Using Package-in-Package Approach. "479
Bih Wen Fon & Atapol Prajuckamol
ON Semiconductor, MALAYSIA

B3.5
Approaches And Developments In Mems Power Harvesting Generators. "484
Mohammed Dhia
University Tenaga Nasional, MALAYSIA

B3.6
The Very First Strain Range Bound Guidance Methodology for System Level Shock Evaluation "48;
Ian Chin
Intel Technology Sdn. Bhd., MALAYSIA

Session C3
Materials III

C3.1
Concurrent Design for Robust and Cost-Efficient Semiconductor Manufacturing. "499
Foo Yeong Lee, Lim Siew Lin & Wang Mei Yong
Infineon Technologies Sdn. Bhd., MALAYSIA

C3.2
High Temperature Storage Performance for Au Sn Diffusion Soldering with 75Au25Sn at 175C Aging Temperature on Cu Leadframe Substrate. "4: 5
Zakaria.Abdullah & Mohamed Abd Rahman
Infineon Technologies Sdn. Bhd., MALAYSIA

C3.3
Effect Of Pickling Temperature On Adhesion Strength Of Ti Oxide Layer On Titanium Alloy Substrate. "4: 9
S. Izman, Mohemmed Rafiq Abdul-Kadir, Mahmood Anwar, E. M. Nazim & E. K. Khor
University Technology Malaysia, MALAYSIA

C3.4
Molding Technology Development of Large QFN Packages. "4; 3
Jhen Wei Seah
ON Semiconductor, Sdn. Bhd., MALAYSIA

C3.5
Effect On Interfacial Reactions And Die Attach Properties Of Zn-Al-Mg-Ga High Temperature Pb-Free Solder By Introducing Ni Metallization On Cu Substrate. "4; :
A. Haque[1], Y. S. Won[2], B. H. Lim[2], A. S. M. A. Haseeb[1] & H. H. Masjuki[1]
[1]University of Malaya, MALAYSIA
[2]ON Semiconductor, Sdn. Bhd., MALAYSIA

C3.6
Study on IMC Morphology and Impact to Solder Joint Performance for Different Halogen Free (HF) Flux in Semiconductor Application. '526
Ooi Wan Koon[1], Mohd Jaffri Razai[1], Chan Boon Pin[2] & Dr. Nurul Akmal Mohd Sharif[2]
[1]Intel Technology Sdn. Bhd., MALAYSIA
[2]University Science Malaysia, MALAYSIA

Session D3
Interconnect I

D3.1 – Invited Paper
Evolutionary Development of Wafer Level Packaging "532
John Hunt
ASE Inc, USA

D3.2
Enablers of Robust Sub-40 micrometer Ultra Fine Pitch Ball Bonding "534
Shawn D. Sarbacker, Ph.D.
Kulicke & Soffa Industries, Inc., USA

D3.3
Cu Wire Bonding on Cu-Ni-Pd bond pad and leads : From Development to Robust Production. "539
Hanafi Said
Texas Instruments Sdn. Bhd., MALAYSIA

D3.4
The Challenges of High Density Wires in C45SOI 40µm Package. "53:
Low Boon Yew & Siong Chin Teck
Freescale Semiconductors Sdn. Bhd., MALAYSIA

D3.5
A Study on Fine Pitch Au and Cu WB Integrity vs Ni thickness of Ni/Pd/Au bond pad on C90 Low k Wafer Technology for High Temperature Automotive. "543
Eu Poh Leng[1], Au Yin Kheng[1], Poh Zi Song[1], Yong C.C.[1], Tran Tu.Anh[2], John Arthur[2], Harold Downey[2] & Varughese Mathew[2]
[1]Freescale Semiconductor Sdn. Bhd., MALAYSIA
[2]Freescale Semiconductor Inc., USA

D3.6
Wire Sweep Characterization of Multi-tier Copper Wire Bonding on Thermally-Enhanced Plastic Ball Grid Array Packages. "54:
Serene SH Teh, BY Low, CS Foong & CT Siong
Freescale Semiconductor Sdn. Bhd., MALAYSIA

Session A4
Techniques and Tools I

A4.1
Optimization Of An Isotropic Etching Process On Silicon Wafers. "555
Rozzeta Dolah, Hamidon Musa & Astuty Amrin
University Teknology Malaysia, MALAYSIA

A4.2
The Development of New SMT Printing Techniques for Mixed Technology (Heterogeneous) Assembly."55:
Mark Whitmore & Clive Ashmore
DEK Printing Machines Ltd, UNITED KINGDOM

A4.3
3DFlex: A Flexible System For Total Visual Inspection of Bumped Devices. "568
Yuri L. de Meneses, Jerome Paratte, Peeyush Bhatia & Serge Kunzli
Ismeca Semiconductor SA, SWITZERLAND

A4.4
Alternate Package Coplanarity Requirement and Its Correlation to Reflow Warpage. "572
Lee, Yung Hsiang, Ong, Kang Eu, Loh, Wei Keat & Wong, Shaw Fong
Intel Technology Sdn. Bhd., MALAYSIA

Session B4
Mechanics

B4.1
An Analysis on Oxidation, Contamination, Adhesion, Mechanical Stress and Electro- Etching Effect Towards DIP Package Delamination. "577
Wang H.T & Heng CW
Infineon Technologies Sdn. Bhd., MALAYSIA

B4.2
Separation of the Bar : Systemic Solution of Runner Bar Cull Remain Problem through Leadframe Design Change"582
Richard "Chay" Tan, Jose Mario Gemal & Leo Lim
ON Semiconductor Philippines Inc., PHILIPPINES

B4.3
Wafer Sort Yield Improvement by Localizing and Applying Optical Proximity Correction on a Metal Bridging Issue "586
Russell M. Dumlao[1], Karsten P. Ulland[2], Ma. Shiela Angeli C. Marcos[1] & David Beasterfield[2]
[1]ON Semiconductor Philippines Inc., PHILIPPINES
[2]ON Semiconductor Philippines Inc., USA

B4.4
Package Warpage Challenges for 144 Lead LQFP and Its Impact on Lead Coplanarity. "58:
Teng Seng Kiong, Ibrahim Ruzaini, M Kesvakumar & Foong Chee Seng
Freescale Semiconductors Sdn. Bhd., MALAYSIA

Session C4
Test

C4.1
Built In Self Test (BIST) Survey-An Industry Snapshot of HVM Component BIST usage at Board and System Test ""596
Zoë Conroy[1] & Hui Li[2]
[1]Cisco Systems Inc., USA
[2]Agilent Technologies, SINGAPORE

C4.2
RF Shields That Can Be Integrated With IC Test Handlers. "5: 2
C. L. Lim
Avago Technologies Sdn. Bhd., MALAYSIA

C4.3
Shorten Electrical Test Time With Double Ramping Test Method. "5: 7
Ho Tze Yuan & Lee Tai Keong
Infineon Technologies Sdn. Bhd., MALAYSIA

C4.4
LED WtW Platform (World LED Fastest Wafer Rebuilt Platform With Unique Foil to Foil Process)"5; 3
Massimo Scarpella
Ismeca Semiconductor SA, SWITZERLAND

Session D4

Interconnect II

D4.1 – Invited Paper
FMEA/PFMEA : What They Never Teach You In formal School "5; 6
Shankar Shridhar
EQIS Pty Ltd., AUSTRALIA

D4.2
Environmental Friendly Package Development By Using Copper Wirebonding "5; 8
CL Gan, TT Toong, CP Lim & CY Ng
Altera Corporation Sdn. Bhd., MALAYSIA

D4.3
Moisture Induced Corrosion in Gold and Copper Ball Bonds "623
C. D. Breach[1] & R. Holliday[2]
[1]ProMat Consultants, SINGAPORE
[2]World Gold Council, UNITED KINGDOM

Session A5

Techniques and Tools II

A5.1
Color Detection For Defect Inspection On Electronic Devices "634
Pierrick Abrial, Yuri L. de Meneses & Peeyush Bhatia
Ismeca Semiconductor SA, SWITZERLAND

A5.2
TRIZ: Application of Advanced Problem Solving Methodology (ARIZ) in Manufacturing "637
Yeoh Tay Jin & Yeoh Teong San
Intel Technology Sdn. Bhd., MALAYSIA

A5.3
Correlation Effects of ATE Transfers: An Empirical Study "642
Ma. Shiela Angeli C. Marcos & Imee Rose M. Tagaca
ON Semiconductor Inc., PHILIPPINES

A5.4
Success Story Of Collaboration Between Intel And Malaysian Universities To Establish And Enhance Teaching And Research In Electronic Packaging. "647
Dennis Prem Kumar Chandran, Sow, Yeek Kooi, Mohd Hasri Mohd Harizan, Chee Choong Kooi, Teoh Teik Hoy, Chong Kim Foong
Intel Technology Sdn. Bhd., MALAYSIA

Session B5
Thermal

B5.1
Resolving Thermal Resistance Problem of Analog Device in Conjunction with the ON50 Shrink Die Technology. "653
Yolando G. Yabut & Albert Reyes
ON Semiconductor Philippines Inc., PHILIPPINES

B5.2
Design And Modeling Of A 40W Microwave Switch In QFN 2x2 Package."658
Chin-Leong Lim
Avago Technologies, MALAYSIA

B5.3
Thermal Resistance (Rth) Enhancement by Optimizing TO Package Thermal Contact. "664
Lee Teck Sim & Darakorn Sae Le
Infineon Technologies (Malaysia) Sdn. Bhd.

B5.4
Cooling Performance of Piezoelectric Fan in Notebook System "66:
Ng Kar Mun[1] & Hiroaki Wada[2]
[1]Intel Asia-Pacific Research & Development Ltd., CHINA
[2]Murata Manufacturing Co. Ltd., JAPAN

Session C5
Design

C5.1
Package Autoclave Delamination Study by Substrate Design Improvement "676
Jinmei Liu, Junhua Luo & Jinzhong Yao
Freescale Semiconductor Ltd., CHINA

C5.2
Power Gating Techniques on Platform Controller Hub."67:
Fern Nee Tan, Sze Geat Pang, Lee Kee Yong & Chee Siong Lee
Intel Technology Sdn. Bhd., MALAYSIA

C5.3
Package Crack Resolution Through Low Stress Dambar Punch Design: A Six Sigma DMAIC Approach. "687
Angelo R. Uy, Marvin V. Picardal, Patrocinio Enriquez & Arnold C. Alaraz
ON Semiconductor Philippines Inc., PHILIPPINES

C5.4
Frequency and Time Domain Characterization of Substrate Coupling Effects in 3D Integration Stack. "697
E. Eid[1], T. Lacrevaz[1], C. Bermond[1], S. Capraro[1], J. Roullard[1], B. Fléchet[1], L. Cadix1[2], A. Farcy[2], P. Ancey[2], F. Calmon[3], O. Valorge[3] & P. Leduc[4]
[1]Université de Savoie, FRANCE
[2]STMicroelectronics, FRANCE
[3]Institut des Nanotechnologies de Lyon, FRANCE
[4]CEA-LETI, FRANCE

Session D5
Interconnect III

D5.1 – Invited Paper
Miniaturization Innovation Evolution of Electronics Packaging – What's Coming Next …? "6: 3
Amir Nur Rashid Wagiman
Intel Technologies, MALAYSIA

D5.2
Challenges in Copper 2nd Bond Quality on Nickel Palladium Leadframe "6: 5
Tan Kian Heong & Fuaida Harun
Infineon Technologies Sdn. Bhd., MALAYSIA

D5.3
Development of Copper-Copper Bonding by Ultrasonic Welding for IGBT Modules "6: :
Kazumasa Kido, Fumihiko Momose, Yoshitaka Nishimura & Tomoaki Goto
Fuji Electric Systems Co. Ltd., JAPAN

D5.4
A Tiny SO Package Cu Wire Neck Fatigue Fracturing Elimination "6; 5
Song Xiaoqing, Wei Haili & Zhao Hongbin
Leshan Phoenix Semiconductor Co. Ltd., CHINA

Poster Papers

P1-1
The Theory, Practice And Application Of Thermal Resistance Measurements Of IGBT Devices. "6; 9
Low Khai Yen Charles
Infineon Technologies Sdn. Bhd., MALAYSIA

P1-2
Multiple Quantum Well Gainnas For Ridge-Waveguide Laser Diodes. "729
Nor Azlian Abdul Manaf, Mohd Sharizal Alias, Sufian Mousa Mitani & Farha Maskuriy
Telekom Malaysia Research and Development, MALAYSIA

P1-3
A Proposed Approach In Applying Optical Character Recognition And String Concatenation Loop Programming For Thermal Image Processing. "733
Chan Wai Ti[1], Dr. Ir. Sim Kok Swee[1] & Dr. Tso Chih Ping[2]
[1]Multimedia University, MALAYSIA
[2]Nanyang Technological University, SINGAPORE

P1-4
Comparison of Energy Harvesting Power Management Technique and Applications "737
Mohd Sofwan Mohd Resali
University Tenaga National, MALAYSIA

P2-1
Improved Corner Rounding Method for Trenched MOSFET. "742
Ng Hong Seng
X-FAB Sarawak Sdn. Bhd., MALAYSIA

P2-2
A Lean Approach In Processor Platform Validation (PPV) Effective Test Interface Unit (TIU) Performance Improvement. "745
Chia Saw Ean
Intel Technology Sdn. Bhd., MALAYSIA

P2-3
Extending The Technology Envelope Of Equipment Fungibility With Single Minute Exchange Die Novel Solution. '749
Octovia Peter
Intel Technology Sdn. Bhd., MALAYSIA

Professional Development Courses

NOVEMBER 30TH, 2010

TERATAI ROOM (FULL DAY)
State-of-The-Art and Trends in 3D IC/Si Integrations and WLP "753
Dr. John H Lau
ITRI, TAIWAN

MELATI ROOM (FULL DAY)
Advanced Copper Wire Bonding Technology "756
Dr. Ho Hong Meng
Semicon Fine Wire, SINGAPORE

MAWAR ROOM (HALF DAY)
Past, Present and Future of Electronic Packaging "758
Dr. Joseph Fjelstad
Verdant Electronics, USA

MAWAR ROOM (HALF DAY)
Flip Chip Technology "75:
Dr. Yutaka Tsukada
Ritsumeikan/Osaka University, i-PACKS, JAPAN

Keynotes

DECEMBER 1ST, 2010, 0830 - 0915
Heterogeneous Integration - A Key Enabling Technology "762
Dr. Rolf Aschenbrenner
Fraunhofer Institute, GERMANY

DECEMBER 1ST, 2010, 0915 - 1000
Innovation and Collaboration - Keeping up with Market Demands And Transitions "764
Kim Hyland
CISCO, USA

DECEMBER 1ST, 2010, 1000 - 1045
Current Technology Barriers and Future Direction for Packaging Density Increase "765
Dr. Yutaka Tsukada
Ritsumeikan/Osaka University, i-PACKS, JAPAN

DECEMBER 1ST, 2010, 1400 - 1445
The Practice of Engineering in The Year of The Tiger "766
Dr. William Chen
ASE Inc., USA

DECEMBER 1ST, 2010, 1445 - 1530
Automotive Electronics – Packaging As Enabler Technology "768
Knoblauch Andreas
Infineon, GERMANY

DECEMBER 2ND, 2010, 0830 - 0915
Packaging Trends in Mobile Electronics, Towards Wafer Level Packaging "76:
Xavier Baraton
ST Microelectronics, SINGAPORE

DECEMBER 2ND, 2010, 0915 - 1000
Importance of Reliability In Electronics "772
Dr. Joe Fjelstad
Verdant Electronics, USA

DECEMBER 2ND, 2010, 1345 - 1430
IC Testing Technology role on Packaging Development "773
CS Liu
National Semiconductor, USA

Invited Papers

D2.1 – 1600-1620
Ultra Low CTE (0 PPM/C) Polyimide Film and its Potential Application "774
Dr. Yutaka Tsukada
Ritsumeikan/Osaka University, i-PACKS, JAPAN

D3.1 – 1040 - 1100
Evolutionary Development of Wafer Level Packaging "775
John Hunt
ASE Inc, USA

D4.1 – 1430 - 1510
DFMEA/PFMEA : What They Never Teach You In formal School "777
Shankar Shridhar
EQIS, AUSTRALIA

D5.1 – 1620-1640
Miniaturization Innovation Evolution of Electronics Packaging – What's Coming Next …?"779
Amir Nur Rashid Wagiman
Intel Technologies Sdn. Bhd., MALAYSIA