

2011 IEEE 17th International Symposium on High Performance Computer Architecture

(HPCA 2011)

**San Antonio, Texas, USA
12-16 February 2011**



**IEEE Catalog Number: CFP11013-PRT
ISBN: 978-1-4244-9432-3**

Table of Contents

Keynote 1 – (Joint Session with PPOP)

Programming the Cloud	1
<i>James Larus (Microsoft Research)</i>	

Session 1A – Multithreading and Multicores

Achieving Uniform Performance and Maximizing Throughput in the Presence of Heterogeneity	3
<i>Krishna K. Rangan (Harvard University, Intel Massachusetts); Michael D. , Powell (Intel Massachusetts); Gu-Yeon, Wei (Harvard University); David, Brooks (Harvard University)</i>	

Fg-STP: Fine-Grain Single Thread Partitioning on Multicores	15
<i>Rakesh Ranjan (Intel Barcelona Research Center, Universitat Politecnica de Catalunya); Fernando, Latorre (Intel Barcelona Research Center); Pedro, Marcuello (Intel Barcelona Research Center); Antonio, Gonzalez (Intel Barcelona Research Center, Universitat Politecnica de Catalunya)</i>	

Thread Block Compaction for Efficient SIMT Control Flow	25
<i>Wilson W. L. Fung (University of British Columbia); Tor M., Aamodt (University of British Columbia)</i>	

Session 1B – Caches and TLB

Low-Voltage On-Chip Cache Architecture using Heterogeneous Cell Sizes for High-Performance Processors	38
<i>Hamid Reza Ghasemi (University of Wisconsin-Madison); Stark C., Draper (University of Wisconsin-Madison); Nam Sung, Kim (University of Wisconsin-Madison)</i>	

Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches	50
<i>Clinton W. Smullen, IV (University of Virginia); Vidyabhushan, Mohan (University of Virginia); Anurag, Nigam (University of Virginia); Sudhanva, Gurusurthi (University of Virginia); Mircea R., Stan (University of Virginia)</i>	

Shared Last-Level TLBs for Chip Multiprocessors	62
<i>Abhishek Bhattacharjee (Rutgers University); Daniel, Lustig (Princeton University); Margaret, Martonosi (Princeton University)</i>	

Session 2A – Multicores

Bloom Filter Guided Transaction Scheduling	75
<i>Geoffrey Blake (University of Michigan, Ann Arbor); Ronald G., Dreslinski (University of Michigan, Ann Arbor); Trevor, Mudge (University of Michigan, Ann Arbor)</i>	

Dynamic Parallelization of JavaScript Applications Using an Ultra-lightweight Speculation Mechanism	87
<i>Mojtaba Mehrara (University of Michigan, Ann Arbor); Po-Chun, Hsu (University of Michigan, Ann Arbor); Mehrzad, Samadi (University of Michigan, Ann Arbor); Scott, Mahlke (University of Michigan, Ann Arbor)</i>	

HAQu: Hardware-Accelerated Queueing for Fine-Grained Threading on a Chip Multiprocessor99
Sanghoon Lee (North Carolina State University); Devesh, Tiwari (North Carolina State University); Yan, Solihin (North Carolina State University); James, Tuck (North Carolina State University)

MOPED: Orchestrating Interprocess Message Data on CMPs111
Junli Gu (Tsinghua University, University of Illinois at Urbana-Champaign); Steven S., Lumetta (University of Illinois at Urbana-Champaign); Rakesh, Kumar (University of Illinois at Urbana-Champaign); Yihe, Sun (Tsinghua University)

Session 2B – Interconnection Networks

Addressing System-Level Trimming Issues in On-Chip Nanophotonic Networks122
Christopher Nitta (University of California, Davis); Matthew, Farrens (University of California, Davis); Venkatesh, Akella (University of California, Davis)

Atomic Coherence: Leveraging Nanophotonics to Build Race-Free Cache Coherence Protocols132
Dana Vantrease (University of Wisconsin-Madison); Mikko H., Lipasti (University of Wisconsin-Madison); Nathan, Binkert (HP Labs)

CHIPPER: A Low-complexity Bufferless Deflection Router144
Chris Fallin (Carnegie Mellon University); Chris, Craik (Carnegie Mellon University); Onur, Mutlu (Carnegie Mellon University)

Power Shifting in Thrifty Interconnection Network156
Jian Li (IBM Research - Austin); Wei, Huang (IBM Research - Austin); Lixin, Zhang (Chinese Academy of Sciences); Charles, Lefurgy (IBM Research - Austin); Wolfgang E., Denzel (IBM Research - Zurich); Richard R., Treumann (IBM System & Technology Group); Kun, Wang (IBM Research - China)

Session 3 – Best Student Paper Session

Cuckoo Directory: A Scalable Directory for Many-Core Systems169
Michael Ferdman (Carnegie Mellon University, École Polytechnique Fédérale de Lausanne); Pejman, Lotfi-Kamran (École Polytechnique Fédérale de Lausanne); Ken, Balet (École Polytechnique Fédérale de Lausanne); Babak, Falsafi (École Polytechnique Fédérale de Lausanne)

Data-Triggered Threads: Eliminating Redundant Computation181
Hung-Wei Tseng (University of California, San Diego); Dean M., Tullsen (University of California, San Diego)

Fast Thread Migration via Cache Working Set Prediction193
Jeffery A. Brown (University of California, San Diego); Leo, Porter (University of California, San Diego); Dean M., Tullsen (University of California, San Diego)

SolarCore: Solar Energy Driven Multi-core Architecture Power Management205
Chao Li (University of Florida); Wangyuan, Zhang (University of Florida); Chang-Burm, Cho (University of Florida); Tao, Li (University of Florida)

Keynote 2 – (Joint Session with PPOPP)

How's the Parallel Computing Revolution Going?217
Kathryn S. McKinley (The University of Texas at Austin)

Session 4A – Multicore Caches

CloudCache: Expanding and Shrinking Private Caches	219
<i>Hyunjin Lee (University of Pittsburgh); Sangyeun, Cho (University of Pittsburgh); Bruce R., Childers (University of Pittsburgh)</i>	
MorphCache: A Reconfigurable Adaptive Multi-level Cache Hierarchy	231
<i>Shekhar Srikantiah (Pennsylvania State University); Emre, Kultursay (Pennsylvania State University); Tao, Zhang (Pennsylvania State University); Mahmut, Kandemir (Pennsylvania State University); Mary Jane, Irwin (Pennsylvania State University); Yuan, Xie (Pennsylvania State University)</i>	
Nucache: An Efficient Multicore Cache Organization Based on Next-Use Distance	243
<i>R Manikantan (Indian Institute of Science, Bangalore); Kaushik, Rajan (Microsoft Research India); R, Govindarajan (Indian Institute of Science, Bangalore)</i>	

Session 4B – I/O

A New Server I/O Architecture for High Speed Networks	254
<i>Guangdeng Liao (University of California, Riverside); Xia, Zhu (Intel Labs); Laxmi, Bhuyan (University of California, Riverside)</i>	
Essential Roles of Exploiting Internal Parallelism of Flash Memory based Solid State Drives in High-Speed Data Processing	255
<i>Feng Chen (The Ohio State University); Rubao, Lee (Chinese Academy of Sciences, The Ohio State University); Xiaodong, Zhang (The Ohio State University)</i>	
I-CASH: Intelligently Coupled Array of SSD and HDD	271
<i>Jin Ren (University of Rhode Island); Qing, Yang (University of Rhode Island)</i>	

Session 5A – Industrial Paper Session

A Case for Guarded Power Gating for Multi-Core Processors	291
<i>Niti Madan (IBM T.J. Watson Research Center); Alper, Buyuktosunoglu (IBM T.J. Watson Research Center); Pradip, Bose (IBM T.J. Watson Research Center); Murali, Annavaram (University of Southern California)</i>	
Beyond Block I/O: Rethinking Traditional Storage Primitives	301
<i>Xiangyong Ouyang (FusionIO, The Ohio State University); David, Nellans (FusionIO); Robert, Wipfel (FusionIO); David, Flynn (FusionIO); Dhableswar K., Panda (The Ohio State University)</i>	
Efficient Data Streaming with On-chip Accelerators: Opportunities and Challenges	312
<i>Rui Hou (IBM China Research Laboratory); Lixin, Zhang (Chinese Academy of Sciences); Michael C, Huang (IBM T.J. Watson Research Center, University of Rochester); Kun, Wang (IBM China Research Laboratory); Hubertus, Franke (IBM T.J. Watson Research Center); Yi, Ge (IBM China Research Laboratory); Xiaotao, Chang (IBM China Research Laboratory)</i>	
Hardware/Software-Based Diagnosis of Load-Store Queues Using Expandable Activity Logs	321
<i>Javier Carretero (Intel Barcelona Research Center, Intel Labs UPC); Xavier, Vera (Intel Barcelona Research Center, Intel Labs UPC); Jaume, Abella (Intel Barcelona Research Center, Intel Labs UPC); Tanausú, Ramírez (Intel Barcelona Research Center, Intel Labs UPC); Matteo, Monchiero (Intel Barcelona Research Center, Intel Labs UPC); Antonio, González (Intel Barcelona Research Center, Intel Labs UPC)</i>	

Session 5B – Memory Models & Memory Systems

Calvin: Deterministic or Not? Free Will to Choose	333
<i>Derek R. Hower (University of Wisconsin-Madison); Polina, Dudnik (University of Wisconsin-Madison); Mark D., Hill (University of Wisconsin-Madison); David A., Wood (University of Wisconsin-Madison)</i>	
Mercury: A Fast and Energy-Efficient Multi-level Cell based Phase Change Memory System	345
<i>Madhura Joshi (University of Florida); Wangyuan, Zhang (University of Florida); Tao, Li (University of Florida)</i>	
Offline Symbolic Analysis to Infer Total Store Order	357
<i>Dongyoon Lee (University of Michigan, Ann Arbor); Mahmoud, Said (Western Michigan University); Satish, Narayanasamy (University of Michigan, Ann Arbor); Zijiang, Yang (Western Michigan University)</i>	
Safe and Efficient Supervised Memory Systems	369
<i>Jayaram Bobba (Intel Corporation); Marc, Lupon (Universitat Politècnica de Catalunya); Mark D., Hill (University of Wisconsin-Madison); David A., Wood (University of Wisconsin-Madison)</i>	

Session 6A – Modeling & Simulation

A Quantitative Performance Analysis Model for GPU Architectures	382
<i>Yao Zhang (University of California, Davis); John D., Owens (University of California, Davis)</i>	
Abstraction and Microarchitecture Scaling in Early-Stage Power Modeling	394
<i>Hans Jacobson (T.J. Watson Research Center); Alper, Buyuktosunoglu (T.J. Watson Research Center); Pradip, Bose (T.J. Watson Research Center); Emrah, Acar (T.J. Watson Research Center); Richard, Eickemeyer (IBM Systems & Technology Group)</i>	
Hasim: FPGA-Based High-Detail Multicore Simulation Using Time-Division Multiplexing	406
<i>Michael Pellauer (Massachusetts Institute of Technology); Michael, Adler (Intel Corporation); Michael, Kinsy (Massachusetts Institute of Technology); Angshuman, Parashar (Intel Corporation); Joel, Emer (Massachusetts Institute of Technology, Intel Corporation)</i>	

Session 6B – Uniprocessors

Checked Load: Architectural Support for JavaScript Type-Checking on Mobile Processors	419
<i>Owen Anderson (University of Washington); Emily, Fortuna (University of Washington); Luis, Ceze (University of Washington); Susan, Eggers (University of Washington)</i>	
Exploiting Criticality to Reduce Bottlenecks in Distributed Uniprocessors	431
<i>Behnam Robatmili (The University of Texas at Austin); Sibi, Govindan (The University of Texas at Austin); Doug, Burger (Microsoft Research); Stephen W., Keckler (The University of Texas at Austin, NVIDIA)</i>	
Storage Free Confidence Estimation for the TAGE branch predictor	443
<i>André Seznec (Institut de Recherche en Informatique et Systèmes Aléatoires)</i>	

Session 7A – Survivability, Reliability, And Security

Architectural Framework for Supporting Operating System Survivability	456
<i>Xiaowei Jiang (North Carolina State University); Yan, Solihin (North Carolina State University)</i>	
FREE-p: Protecting Non-Volatile Memory against both Hard and Soft Errors	466
<i>Doe Hyun Yoon (The University of Texas at Austin); Naveen, Muralimanohar (Hewlett-Packard Labs); Jichuan, Chang (Hewlett-Packard Labs); Parthasarathy, Ranganathan (Hewlett-Packard Labs); Norman P., Jouppi (Hewlett-Packard Labs); Mattan, Erez (The University of Texas at Austin)</i>	

Practical and Secure PCM Systems by Online Detection of Malicious Write Streams478
Moinuddin K. Qureshi (IBM T. J. Watson Research Center); André, Seznec (IRISA/INRIA); Luis A., Lastras (IBM T. J. Watson Research Center); Michele M., Franceschini (IBM T. J. Watson Research Center)

Session 7B – Power & Thermal Management

Efficient Complex Operators for Irregular Codes491
Jack Sampson (University of California at San Diego); Ganesh, Venkatesh (University of California at San Diego); Nathan, Goulding-Hotta (University of California at San Diego); Saturnino, Garcia (University of California at San Diego); Steven, Swanson (University of California at San Diego); Michael Bedford, Taylor (University of California at San Diego)

Dynamically Specialized Datapaths for Energy Efficient Computing503
Venkatraman Govindaraju (University of Wisconsin-Madison); Chen-Han, Ho (University of Wisconsin-Madison); Karthikeyan, Sankaralingam (University of Wisconsin-Madison)

Hardware/Software Techniques for DRAM Thermal Management515
Song Liu (Northwestern University); Brian, Leung (Northwestern University); Alexander, Neckar (Stanford University); Seda Ogrenci, Memik (Northwestern University); Gokhan, Memik (Northwestern University); Nikos, Hardavellas (Northwestern University)

Session 8 – Asymmetric & Polymorphic Caches

ACCESS: Smart Scheduling for Asymmetric Cache CMPs527
Xiaowei Jiang (Intel Labs); Asit, Mishra (The Pennsylvania State University); Li, Zhao (Intel Labs); Ravishankar, Iyer (Intel Labs); Zhen, Fang (Intel Labs); Sadagopan, Srinivasan (Intel Labs); Srihari, Makineni (Intel Labs); Paul, Brett (Intel Labs); Chita R., Das (The Pennsylvania State University)

Archipelago: A Polymorphic Cache Design for Enabling Robust Near-Threshold Operation539
Amin Ansari (University of Michigan, Ann Arbor); Shuguang, Feng (University of Michigan, Ann Arbor); Shantanu, Gupta (University of Michigan, Ann Arbor); Scott, Mahlke (University of Michigan, Ann Arbor)

Author Index