

Ulis 2011 Ultimate Integration on Silicon

**Cork, Ireland
14 – 16 March 2011**



**IEEE Catalog Number: CFP1149D-PRT
ISBN: 978-1-4577-0090-3**

Table of Content

2011

Session I: Silicon Devices I

- 1.1. From Bulk toward FDSOI and Silicon Nanowire Transistors:
Challenges and Opportunities (INVITED)** 1
T. Hiramoto
Tokyo University
- 1.2. Simulation and Optimization of Tri-Gates in a 22nm Hybrid Tri-Gate/Planar Process.....** 3
T. Baldauf¹, A. Wei², R. Illgen², S. Flachowsky², T. Herrmann², T. Feudel²,
J. Höntsche², M. Horstmann², W. Klix¹, and R. Stenzel¹,
1 Department of Electrical Engineering, University of Applied Sciences Dresden, Germany
2 GLOBALFOUNDRIES Dresden, Germany
- 1.3. Numerical Investigation on the Junctionless Nanowire FET** 7
E. Gnani¹, A. Gnudi¹, S. Reggiani¹, G. Baccarani¹, N. Shen², N. Singh², G.Q. Lo², D.L. Kwong²
1 ARCES-DEIS, University of Bologna, Italy
2 Institute of Microelectronics, A*STAR, Singapore
- 1.4. Physically-based, multi-architecture, analytical model for junctionless transistors.....** 11
M. Berthomé^{1, 2}, S. Barraud¹, A. Ionescu², T. Ernst¹
1 CEA-LETI, MINATEC Campus, Grenoble, France
2 Nanolab, Ecole Polytechnique Fédérale de Lausanne, Switzerland
- 1.5. RF Performance of the Novel Planar-Type Body-Connected FinFET
Fabricated by Isolation-Last and Self-Alignment Process** 15
P-H. Lin, J-T Lin, Y-C Eng, and Y-C Chang
Dept. of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan R.O.C.
- 1.6. Behavior of Triple Gate Bulk FinFETs With and Without DTMOS Operation.....** 19
M. Glória Caño de Andrade^{1, 2}, J.A. Martino², M. Aoulaiche¹, N. Collaert¹, E. Simoen¹ and C. Claeys^{1, 3}
1 IMEC, Leuven, Belgium
2 LSI/PSI/USP, University of Sao Paulo, Brazil
3 E.E. Dept. KU Leuven, Leuven, Belgium
- 1.7. Monolithic 3D-ICs with Single Grain Si Thin Film Transistors.....** 23
R. Ishihara, N. Golshani, J. Derakhshan, M.R. T. Mofrad and C.I.M. Beenakker
Delft University of Technology, Delft Institute of Microsystems and Nanoelectronics (DIMES),
Delft, The Netherlands

1.8. Analytical Drain Current Model Reproducing Advanced Transport Models in nanoscale Double-Gate (DG) MOSFETs	27
M. Cheralathan ¹ , C. Sampedro ² , J. B. Roldán ² , F. Gámiz ² , G. Iannaccone ³ , E. Sangiorgi ⁴ , B. Iñiguez ¹	
1 DEEEA, Universitat Rovira i Virgili (URV), Tarragona, Spain.	
2 Nanoelectronics Research Group, Dept Electronics. University of Granada, Spain.	
3 Department of Information Engineering, University of Pisa-IU.NET, Pisa, Italy	
4 ARCES, University of Bologna-IU.NET, Cesena, Italy	
1.9. Bulk FinFET Fabrication with New Approaches for Oxide Topography Control Using Dry Removal Techniques.....	31
A. Redolfi ¹ , E. Sleenckx ¹ , K. Devriendt ¹ , D. Shamiryan ¹ , T. Vandeweyer ¹ , N. Horiguchi ¹ ,	
M. Togo ¹ , J.M.D. Wouter ¹ , M. Jurczak ¹ , T. Hoffmann ¹ , A. Cockburn ² , V. Gravey ² , D.L. Diehl ³	
1 IMEC, Leuven, Belgium	
2 Applied Materials Belgium, Leuven, Belgium	
3 Applied Materials, Sunnyvale, USA	
Session II: Silicon Devices II	
2.10. Amorphous Silicon: the other Silicon (INVITED)	34
J. C. Sturm, B. Hekmatshoar, T Liu, Y. Huang, L. Han, and S. Wagner	
Princeton University, USA	
2.11. 20nm gate length Schottky MOSFETs with ultra thin NiSi epitaxial NiSi₂ source/drain ..	38
L. Knoll, Q.T. Zhao, R. Luptak, S. Trellenkamp, K. K. Bourdelle * and S. Mantl	
Peter Grünberg Institute 9 (PGI 9-IT), Forschungszentrum Jülich and JARA-FIT, Jülich, Germany	
* SOITEC, Parc Technologique des Fontaines, Bernin, France.	
2.12. NEGF simulations of a junctionless Si gate-all-around nanowire transistor with discrete dopants	42
A. Martinez ¹ , A. R. Brown ¹ , S. Roy ¹ and A. Asenov ^{1,2}	
1 Device Modelling Group, School of Engineering, University of Glasgow, UK	
2 Gold Standard Simulations Ltd., Rankine Building, Oakfield Avenue, Glasgow, UK	
2.13. Analytical model of ballistic current for GAA nanowire MOSFET including band structure effects: Application to ring oscillator	46
J. Dura ^{1,2} , S. Martinie ² , D. Munteanu ² , F. Triozon ¹ , S. Barraud ¹ , Y.M. Niquet ³ , J.C. Barbé ¹ , J.L. Autran ²	
1 CEA-LETI MINATEC	
2 IM2NP-CNRS, UMR CNRS 6242, Marseille France.	
3 CEA-UJF, Institute for Nanosciences and Cryogenics (INAC), SP2M/L_Sim, Grenoble, France	
2.14. On the effective mass of holes in inversion layers	50
L. Donetti ¹ , F. Gámiz ¹ , S.M. Thomas ² , T.E. Whall ² , D.R. Leadley ² ,	
P.-E. Hellström ³ , G. Malm ³ , M. Östling ³	
1 Departamento de Electrónica and CITIC, Universidad de Granada, Spain	
2 Nano-Si Group, Dept. Physics, University of Warwick, UK	
3 CT, Royal Institute of Technology, Kista, Sweden	
2.15. Two-dimensional carrier mapping at the nanometer-scale on 32nm node targeted p-MOSFETs using High Vacuum Scanning Spreading Resistance Microscopy	54
P. Eyben ¹ , T. Clarysse ¹ , J. Mody ^{1,2} , A. Nazir ^{1,2} , A. Schulze ^{1,2} , T. Hantschel ¹ and W. Vandervorst ^{1,2}	
1 IMEC, Leuven, Belgium	
2 KU Leuven, Department of Physics and Astronomy, Leuven, Belgium	

2.16. A Simulation Study of N-Shell Silicon Nanowires as Biological Sensors	58
S. Rigante ¹ , P. Livi ² , A. Hierlemann ² and A. M. Ionescu ¹	
1 Ecole Polytechnique Fédérale de Lausanne (EPFL), NANOLAB, Switzerland	
2 Bio Engineering Laboratory, Department of Biosystems Science and Engineering, ETH Zurich, Basel, Switzerland	
2.17. Characterization and Modeling of Capacitances in FD-SOI Devices.....	62
I. Ben Akkez ^{1,2} , A. Cros ² , C. Fenouillet-Beranger ^{2,3} , P. Perreau ^{2,3} , A. Margain ² , F. Boeuf ² , F. Balestra ¹ , G. Ghibaudo ¹	
1 IMEP-LAHC, Minatec, INP Grenoble, Grenoble, France	
2 ST Microelectronics, Crolles, France	
3 CEA/LETI MINATEC, Grenoble, France	

Poster Session

P 1. Specific features of fluorination of silicon surface region by RIE in r.f. CF₄ plasma – novel method of improving electrical properties of thin PECVD silicon dioxide films	66
M. Kalisz ^{1,2} , R. Mroczynski ¹ , R.B. Beck ¹	
1 Institute of Microelectronics and Optoelectronics, Warsaw, Poland	
2 Motor Transport Institute, Warsaw, Poland	
P 2. 2D Analytical Calculation of the Source/Drain Access Resistance in DG-MOSFET Structures	70
T. Holtij ^{1,2} , M. Schwarz ^{1,2} , A. Kloes ¹ and B. Iñiguez ²	
1 University of Applied Sciences Giessen-Friedberg, Giessen, Germany	
2 Universitat Rovira i Virgili, Tarragona, Spain	
P 3. Ge Quantum Dot Schottky diode operated in a 89GHz Rectenna.....	74
A. Karmous, H. Xu, M. Oehme, E. Kasper, and J. Schulze	
Institut für Halbleitertechnik -Universität Stuttgart, Stuttgart, Germany	
P 4. Fabrication of ZnO Nanowire Device Using Top-Down Approach.....	77
S.M. Sultan ^{1,2} , K. Sun ¹ , J.Partridge ^{3,4} , M. Allen ⁴ , P. Ashburn ¹ , H.M.H. Chong ¹	
1 Nano Research Group, School of Electronics and Computer Science, University of Southampton, UK	
2 Faculty of Electrical Engineering, Universiti Teknologi Malaysia (UTM), Malaysia	
3 University of Canterbury, New Zealand	
4 The McDiarmid Institute for Advanced Materials and Nanotechnology, New Zealand	
P 5. The Impact of Junction Angle on Tunnel FETs	80
F.K.H. Kao ^{1,2} , A.S. Verhulst ¹ , W.G. Vandenberghe ^{1,2} , G. Groeseneken ^{1,2} and K. De Meyer ^{2,2}	
1 IMEC, Leuven, Belgium	
2 Department of Electrical Engineering, K.U. Leuven, Belgium	
P 6. Open Issues for the Numerical Simulation of Silicon Solar Cells	84
R. De Rose ^{1,2} , M. Zanuccoli ¹ , P. Magnone ¹ , E. Sangiorgi ¹ , C. Fiegn ¹	
1 ARCES-DEIS, University of Bologna and IUNET, Cesena (FC), Italy	
2 DEIS, University of Calabria, Rende (CS), Italy	

P 7. AC analysis of defect cross sections using non-radiative MPA quantum model	88
D. Garetto ^{1,2} , Y.M. Randriamihaja ³ , A. Zaka ³ , D. Rideau ³ , A. Schmid ² , H. Jaouen ³ , and Y. Leblebici ²	
1 IBM Systems and Technology Group, Crolles, France	
2 Ecole Polytechnique Fédérale de Lausanne - Lausanne, Switzerland	
3 STMicroelectronics, Crolles, France	
P 8. Modeling of Thermal Network in Silicon Power MOSFETs.....	92
P. Magnone ¹ , C. Fiegna ¹ , G. Greco ² , G. Bazzano ² , E. Sangiorgi ¹ , S. Rinaudo ²	
1 Advanced Research Center on Electronic Systems for Information and Communication Technologies	
E. De Castro (ARCES), University of Bologna, Cesena (FC), Italy	
2 STMicroelectronics, Catania, Italy	
P 9. Atomic scale simulation of a junctionless silicon nanowire transistor	96
L. Ansari, B. Feldman, G. Fagas, J-P. Colinge, and J. C. Greer	
Tyndall National Institute, University College Cork, Cork, Ireland	
P10. Alloy scattering of substitutional carbon in silicon: a first principles approach.....	99
M.P. Vaughan ¹ , F. Murphy-Armando ¹ and S. Fahy ^{1,2}	
1 Tyndall National Institute, Lee Maltings, Cork, Ireland	
2 Department of Physics, University College Cork, Ireland	
P11. Monte Carlo Simulation of a 20nm Gate Length Implant Free Quantum Well Ge pMOSFET with Different Lateral Spacer width.....	103
K.H. Chan ¹ , B. Benbakhti ¹ , C. Ridet ¹ , J. Watling, A. Asenov ^{1,2}	
1 Device Modelling Group, School of Engineering, University of Glasgow, UK	
2 Gold Standard Simulations Ltd., Glasgow, UK	
P12. Extraction of Channel Mobility in Nanowire MOSFETs Using $I_d(V_g)$ Characteristics and Random Telegraph Noise Amplitude.....	107
A.N. Nazarov ¹ , C.W. Lee ² , A. Kranti ² , I. Ferain ² , R. Yan ² , N. Dehdashti Akhavan ²	
P. Razavi ² , R. Yu ² , J-P. Colinge ²	
1 Lashkaryov Institute of Semiconductor Physics, NAS of Ukraine, Kiev, Ukraine	
2 Tyndall National Institute, University College Cork, Ireland	
P13. The Effect of the Doping Concentration on Nanoscale Field Effect Diode Performance .	110
N. Manavizadeh ^{1,2} , F. Raissi ¹ , E. Asl Soleimani ²	
1 Faculty of Electrical and Computer Engineering, K. N. Toosi University of Technology, Tehran, Iran	
2 School of Electrical and Computer Engineering, University of Tehran, Iran	
P14. Source/Drain Engineered Ultra Low Power Analog/RF UTBB MOSFETs	114
A. Kranti ¹ , J-P. Raskin ² and G.A. Armstrong ³	
1 Department of Electrical Engineering, Indian Institute of Technology (IIT), Indore, India	
2 Microwave Laboratory, Université catholique de Louvain, Louvain-la-Neuve, Belgium	
3 School of Electronics, Electrical Engineering and Computer Science, Queen's University Belfast, UK	
P15. X-ray Absorption Studies of Elemental and Complex Transition Metal (TM)Oxides: Differences Between: (i) Chemical, and (ii) Local Site Symmetry Multivalency.....	118
G. Lucovsky ¹ , L. Miotti ¹ , D. Zeller ¹ , and C. Adamo ² and D. Scholm ²	
1 North Carolina State University, Raleigh, NC, USA	
2 Cornell University, Ithaca, NY, USA	

P16. Performance Investigation of Short-channel Junctionless Multigate Transistors	122
P. Razavi, G. Fagas, I. Ferain, N. Dehdashti Akhavan, R. Yu, J-P. Colinge	
Tyndall National Institute, University College Cork, Cork, Ireland	
P17. Fully Etched Grating Couplers for Atomic Layer Deposited Horizontal Slot Waveguides.....	126
M.M. Naiini, G. Malm, M. Östling	
KTH – Royal Institute of Technology, School of Information and Communication Technology, Kista, Sweden	
P18. Self-Heating and Substrate Effects in Ultra-Thin Body Ultra-Thin BOX Devices	130
S. Makovejev ¹ , V. Kilchytska ² , M.K. Md Arshad ^{2, 3} , D. Flandre ² , F. Andrieu ⁴ , O. Faynot ⁴ , S. Olsen ¹ , J-P. Raskin ²	
1 School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK	
2 ICTEAM Institute, Université catholique de Louvain, Louvain-la-Neuve, Belgium	
3 School of Microelectronic Engineering, University Malaysia Perlis, Malaysia	
4 CEA-LETI MINATEC, Grenoble, France	
P19. A surface potential based compact model for lightly doped FD SOI MOSFETs with ultra-thin body	134
J. El Husseini ¹ , F. Martinez ¹ , M. Bawedin ¹ , M. Valenza ¹ , R. Ritzenthaler ² , F. Lime ² , B. Iñiguez ²	
1 IES - Montpellier University - UMR CNRS 5214, Montpellier, France	
2 Rovira I Virgili University (URV/ETSE), Tarragona, Spain	
P20. 2D Analysis of Source/Drain Carrier Tunneling in Lightly Doped Schottky Barrier DG-MOSFETs Using a Fully Analytical Model	138
M. Schwarz ^{1, 2} , T. Holtij ^{1, 2} , A. Kloes ¹ , and B. Iñiguez ²	
1 University of Applied Sciences Giessen-Friedberg, Giessen, Germany	
2 Universitat Rovira i Virgili, Tarragona, Spain	
P21. Brownian Dynamics Simulation of Ion Channels Embedded in Silicon Membranes for Sensor Applications	142
C. Berti ¹ , S. Furini ² , E. Sangiorgi ^{1, 3} and C. Fiegn ^{1, 3}	
1 ARCES, University of Bologna and IUNET, Cesena, Italy	
2 University of Siena, Siena, Italy	
3 DEIS, University of Bologna, Bologna, Italy	
P22. Tunneling path Impact on the Accurate Numerical Simulation of TFET devices	146
L. De Michielis ¹ , M. Iellina ² , P. Palestri ² , A. Ionescu ¹ , L. Selmi ²	
1 Nanolab, EPFL, Lausanne, Switzerland	
2 Dept. Electrical, Managerial and Mechanical Engineering, University of Udine, Italy	
P23. Influence of Drain Voltage on MOSFET Threshold Voltage Determination by Transconductance Change and g_m/I_d Methods.....	150
T. Rudenko ¹ , V. Kilchytska ² , M.K. Md Arshad ² , J-P. Raskin ² , A. Nazarov ¹ , and D. Flandre ²	
1 Institute of Semiconductor Physics, NAS of Ukraine, Kyiv, Ukraine	
2 Université catholique de Louvain, ICTEAM Institute, Louvain-la-Neuve, Belgium	

P24. High-temperature perspectives of UTB SOI MOSFETs 154

V. Kilchytska¹, F. Andrieu², O. Faynot², D. Flandre¹

1 ICTEAM Institute, Université catholique de Louvain, Louvain-la-Neuve, Belgium

2 CEA-LETI MINATEC, Grenoble, France

Session III: Advanced Dielectrics

3.18. Nanocarbon structures for electronic applications - a critical review (INVITED) 158

G. Duesberg

Trinity College Dublin, Ireland and CRANN, Dublin, Ireland

**3.19. Modeling the breakdown statistics of Al₂O₃/HfO₂ nanolaminates grown by
Atomic-Layer-Deposition 160**

A. Conde¹, C. Martínez¹, X. Saura¹, D. Jiménez¹, E. Miranda¹, J.M. Rafí², F. Campabadal² and J. Suñé¹

1 Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, Spain

2 Centro Nacional de Microelectrónica, Instituto de Microelectrónica Barcelona, Spain

3.20. Toy model for the progressive breakdown dynamics of ultrathin gate dielectrics 164

E. Miranda, D. Jiménez, and J. Suñé

Departament d'Enginyeria Electrònica, Escola d'Enginyeria, Universitat Autònoma de Barcelona, Spain

3.21. Lanthanum Lutetium oxide integration in a gate-first process on SOI MOSFETs 167

A. Nichau¹, E. Durğun Özben¹, M. Schnee¹, J. M. J. Lopes¹, A. Besmehn², M. Luysberg³,
L. Knoll¹, S. Habicht¹, V. Mussmann¹, R. Luptak¹, St. Lenk¹, J. Rubio-Zuazo⁴,
G. R. Castro⁴, D. Buca¹, Q. T. Zhao¹, J. Schubert¹ and S. Mantl¹

1 Peter Grünberg Institute 9 (PGI-9-IT), Forschungszentrum Jülich and JARA-FIT, Jülich, Germany

2 Central Division for Chemical Analysis (ZCH), Forschungszentrum Jülich, Jülich, Germany

3 Peter Grünberg Institute 5 and Ernst Ruska-Centre (ER-C) for Microscopy and Spectroscopy with
Electrons, Forschungszentrum Jülich, Jülich, Germany

4 Spanish CRG BM25 Beamline – SpLine, European Synchrotron Radiation Facility (ESRF), Grenoble,
France

**3.22. Influence of annealing temperature on the performance of Graphene / SiC transistors
with high-k / metal gate 171**

M. Clavel¹, T. Poiroux¹, M. Mouis², L. Becerra¹, J.L. Thomassin³, A. Zenasni¹, G. Lapertot³,
D. Rouchon¹, D. Lafond¹ and O. Faynot¹

1 CEA, LETI, MINATEC, Grenoble, France

2 IMEP-LAHC, Grenoble-INP, Grenoble, France

3 CEA, INAC-SPSMS, Grenoble, France

**3.23. Channel-length dependence of statistical threshold voltage variability
in extremely scaled HCKMG MOSFETs 175**

X. Wang¹, S. Markov¹, A. Asenov^{1,2}

1 Device Modelling Group, School of Engineering, University of Glasgow, Glasgow, UK

2 Gold Standard Simulations Ltd, Glasgow, UK

3.24. Revisited approach for the characterization of Gate Induced Drain Leakage 179

Q. Rafhay¹, C. Xu^{1,2}, P. Batude², M. Mouis¹, M. Vinet² and G. Ghiaudo¹

1 IMEP-LAHC, Minatec Campus, Grenoble, France

2 CEA-LETI – Minatec Campus, Grenoble, France

3.25. Mobility Extraction in sub-10nm Nanowire nMOSFETs with Gadolinium-Silicate as Gate Dielectric	183
M. Schmidt, H.D.B. Gottlob, J. Bolten, T. Wahlbrink, H. Kurz Advanced Microelectronic Center Aachen, AMO GmbH, Aachen, Germany	
3.26. Electron Injection from n-type Si Substrates into (i) Transition Metal High-k dielectrics and (ii) SiO₂ and Si Oxynitride Alloys: Conduction Band Edge States and Negative Ion State Electron Trap Differences	187
G. Lucovsky, D. Zeller, K. Wu, and J. Kim North Carolina State University, Department of Physics, Raleigh, NC, USA	
3.27. Statistical Comparison of Random Telegraph Noise (RTN) in Bulk and Fully Depleted SOI MOSFETs	191
J. Nishimura, T. Saraya and T. Hiramoto Institute of Industrial Science, University of Tokyo, Japan	

Session IV: Strained Silicon, Germanium and III-V Materials

4.28. Quantum simulations of electrostatics in Si cylindrical nanowire pinch-off nFETs and pFETs with a homogeneous channel including strain and arbitrary crystallographic orientations	195
A.T. Pham ¹ , B. Sorée ^{1,2} , W. Magnus ^{1,2} , C. Jungemann ³ , B. Meinerzhagen ⁴ , G. Pourtois ¹ 1 Physics modelling and simulation, IMEC, Leuven, Belgium 2 Physics department, Universiteit Antwerpen, Wilrijk, Belgium 3 EIT4, Universität der Bundeswehr München, Neubiberg, Germany 4 BST, TU Braunschweig, Braunschweig, Germany	
4.29. Giant mobility enhancement in highly strained, direct gap Ge	199
F. Murphy-Armando ¹ and S. Fahy ^{1,2} 1 Tyndall National Institute, Cork, Ireland. 2 Department of Physics, University College Cork, Ireland	
4.30. Impact of strain and Ge concentration on the performance of planar SiGe band-to-band-tunneling transistors.....	202
M. Schmidt ¹ , R.A. Minamisawa ¹ , S Richter ¹ , J.-M. Hartmann ² , R. Luptak ¹ , A. Tiedemann ¹ , D. Buca ¹ , Q. T. Zhao ¹ , S. Mantl ¹ 1 Peter-Grünberg-Institut (PGI 9-IT) and JARA-FIT Forschungszentrum Jülich, Germany 2 CEA-LETI, Minatec Campus, Grenoble, France	
4.31. Annealing investigations for high-k first n-channel In_{0.53}Ga_{0.47}As MOSFET development.....	206
V. Djara, K. Cherkaoui, K. Thomas, E. Pelucchi, D. O'Connell, L. Floyd and P.K. Hurley Tyndall National Institute, University College Cork, Ireland	
4.32. Transport Properties of Spin Field-Effect Transistors Built on Si and InAs	210
D. Osintsev, V. Sverdlov, Z. Stanojević, A. Makarov and S. Selberherr Institute for Microelectronics, Technische Universität Wien, Austria	