

# **Ulis 2011 Ultimate Integration on Silicon**

**Cork, Ireland  
14 – 16 March 2011**



**IEEE Catalog Number: CFP1149D-PRT  
ISBN: 978-1-4577-0090-3**

# Table of Content

2011

## Session I: Silicon Devices I

- 1.1. From Bulk toward FDSOI and Silicon Nanowire Transistors: Challenges and Opportunities (INVITED) ..... 1**  
T. Hiramoto  
Tokyo University
- 1.2. Simulation and Optimization of Tri-Gates in a 22nm Hybrid Tri-Gate/Planar Process..... 3**  
T. Baldauf<sup>1</sup>, A. Wei<sup>2</sup>, R. Illgen<sup>2</sup>, S. Flachowsky<sup>2</sup>, T. Herrmann<sup>2</sup>, T. Feudel<sup>2</sup>,  
J. Höntschel<sup>2</sup>, M. Horstmann<sup>2</sup>, W. Klix<sup>1</sup>, and R. Stenzel<sup>1</sup>,  
1 Department of Electrical Engineering, University of Applied Sciences Dresden, Germany  
2 GLOBALFOUNDRIES Dresden, Germany
- 1.3. Numerical Investigation on the Junctionless Nanowire FET ..... 7**  
E. Gnani<sup>1</sup>, A. Gnudi<sup>1</sup>, S. Reggiani<sup>1</sup>, G. Baccarani<sup>1</sup>, N. Shen<sup>2</sup>, N. Singh<sup>2</sup>, G.Q. Lo<sup>2</sup>, D.L. Kwong<sup>2</sup>  
1 ARCES-DEIS, University of Bologna, Italy  
2 Institute of Microelectronics, A\*STAR, Singapore
- 1.4. Physically-based, multi-architecture, analytical model for junctionless transistors ..... 11**  
M. Berthomé<sup>1, 2</sup>, S. Barraud<sup>1</sup>, A. Ionescu<sup>2</sup>, T. Ernst<sup>1</sup>  
1 CEA-LETI, MINATEC Campus, Grenoble, France  
2 Nanolab, Ecole Polytechnique Fédérale de Lausanne, Switzerland
- 1.5. RF Performance of the Novel Planar-Type Body-Connected FinFET Fabricated by Isolation-Last and Self-Alignment Process ..... 15**  
P-H. Lin, J-T Lin, Y-C Eng, and Y-C Chang  
Dept. of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan R.O.C.
- 1.6. Behavior of Triple Gate Bulk FinFETs With and Without DTMOS Operation..... 19**  
M. Glória Caño de Andrade<sup>1,2</sup>, J.A. Martino<sup>2</sup>, M. Aoulaiche<sup>1</sup>, N.Collaert<sup>1</sup>, E.Simoen<sup>1</sup> and C. Claeys<sup>1,3</sup>  
1 IMEC, Leuven, Belgium  
2 LSI/PSI/USP, University of Sao Paulo, Brazil  
3 E.E. Dept. KU Leuven, Leuven, Belgium
- 1.7. Monolithic 3D-ICs with Single Grain Si Thin Film Transistors ..... 23**  
R. Ishihara, N. Golshani, J. Derakhshandeh, M.R. T. Mofrad and C.I.M. Beenakker  
Delft University of Technology, Delft Institute of Microsystems and Nanoelectronics (DIMES),  
Delft, The Netherlands

- 1.8. Analytical Drain Current Model Reproducing Advanced Transport Models in nanoscale Double-Gate (DG) MOSFETs** ..... 27  
M. Cheralathan<sup>1</sup>, C. Sampedro<sup>2</sup>, J. B. Roldán<sup>2</sup>, F. Gámiz<sup>2</sup>, G. Iannaccone<sup>3</sup>, E. Sangiorgi<sup>4</sup>, B. Iñiguez<sup>1</sup>  
1 DEEEA, Universitat Rovira i Virgili (URV), Tarragona, Spain.  
2 Nanoelectronics Research Group, Dept Electronics. University of Granada, Spain.  
3 Department of Information Engineering, University of Pisa-IU.NET, Pisa, Italy  
4 ARCES, University of Bologna-IU.NET, Cesena, Italy

- 1.9. Bulk FinFET Fabrication with New Approaches for Oxide Topography Control Using Dry Removal Techniques** ..... 31  
A. Redolfi<sup>1</sup>, E. Slegeckx<sup>1</sup>, K. Devriendt<sup>1</sup>, D. Shamiryan<sup>1</sup>, T. Vandeweyer<sup>1</sup>, N. Horiguchi<sup>1</sup>,  
M. Togo<sup>1</sup>, J.M.D. Wouter<sup>1</sup>, M. Jurczak<sup>1</sup>, T. Hoffmann<sup>1</sup>, A. Cockburn<sup>2</sup>, V. Gravey<sup>2</sup>, D.L.Diehl<sup>3</sup>  
1 IMEC, Leuven, Belgium  
2 Applied Materials Belgium, Leuven, Belgium  
3 Applied Materials, Sunnyvale, USA

## Session II: Silicon Devices II

- 2.10. Amorphous Silicon: the other Silicon (INVITED)** ..... 34  
J. C. Sturm, B. Hekmatshoar, T Liu, Y. Huang, L. Han, and S. Wagner  
Princeton University, USA
- 2.11. 20nm gate length Schottky MOSFETs with ultra thin NiSi/epitaxial NiSi<sub>2</sub> source/drain ..** 38  
L. Knoll, Q.T. Zhao, R. Luptak, S. Trelenkamp, K. K. Bourdelle\* and S. Mantl  
Peter Grünberg Institute 9 (PGI 9-IT), Forschungszentrum Jülich and JARA-FIT, Jülich, Germany  
\* SOITEC, Parc Technologique des Fontaines, Bernin, France.
- 2.12. NEGF simulations of a junctionless Si gate-all-around nanowire transistor with discrete dopants** ..... 42  
A. Martinez<sup>1</sup>, A. R. Brown<sup>1</sup>, S. Roy<sup>1</sup> and A. Asenov<sup>1,2</sup>  
1 Device Modelling Group, School of Engineering, University of Glasgow, UK  
2 Gold Standard Simulations Ltd., Rankine Building, Oakfield Avenue, Glasgow, UK
- 2.13. Analytical model of ballistic current for GAA nanowire MOSFET including band structure effects: Application to ring oscillator** ..... 46  
J. Dura<sup>1,2</sup>, S. Martinie<sup>2</sup>, D. Munteanu<sup>2</sup>, F. Triozon<sup>1</sup>, S. Barraud<sup>1</sup>, Y.M. Niquet<sup>3</sup>, J.C. Barbé<sup>1</sup>, J.L. Autran<sup>2</sup>  
1 CEA-LETI MINATEC  
2 IM2NP-CNRS, UMR CNRS 6242, Marseille France.  
3 CEA-UJF, Institute for Nanosciences and Cryogenics (INAC), SP2M/L\_Sim, Grenoble, France
- 2.14. On the effective mass of holes in inversion layers** ..... 50  
L. Donetti<sup>1</sup>, F. Gámiz<sup>1</sup>, S.M. Thomas<sup>2</sup>, T.E. Whall<sup>2</sup>, D.R. Leadley<sup>2</sup>,  
P.-E. Hellström<sup>3</sup>, G. Malm<sup>3</sup>, M. Östling<sup>3</sup>  
1 Departamento de Electrónica and CITIC, Universidad de Granada, Spain  
2 Nano-Si Group, Dept. Physics, University of Warwick, UK  
3 CT, Royal Institute of Technology, Kista, Sweden
- 2.15. Two-dimensional carrier mapping at the nanometer-scale on 32nm node targeted p-MOSFETs using High Vacuum Scanning Spreading Resistance Microscopy** ..... 54  
P. Eyben<sup>1</sup>, T. Clarysse<sup>1</sup>, J. Mody<sup>1,2</sup>, A. Nazir<sup>1,2</sup>, A. Schulze<sup>1,2</sup>, T. Hantschel<sup>1</sup> and W. Vandervorst<sup>1,2</sup>  
1 IMEC, Leuven, Belgium  
2 KU Leuven, Department of Physics and Astronomy, Leuven, Belgium

<b>2.16. A Simulation Study of N-Shell Silicon Nanowires as Biological Sensors .....</b>	<b>58</b>
S. Rigante <sup>1</sup> , P. Livi <sup>2</sup> , A. Hierlemann <sup>2</sup> and A. M. Ionescu <sup>1</sup>	
1 Ecole Polytechnique Fédérale de Lausanne (EPFL), NANOLAB, Switzerland	
2 Bio Engineering Laboratory, Department of Biosystems Science and Engineering, ETH Zurich, Basel, Switzerland	
<b>2.17. Characterization and Modeling of Capacitances in FD-SOI Devices.....</b>	<b>62</b>
I. Ben Akkez <sup>1,2</sup> , A. Cros <sup>2</sup> , C. Fenouillet-Beranger <sup>2,3</sup> , P. Perreau <sup>2,3</sup> , A. Margain <sup>2</sup> , F. Boeuf <sup>2</sup> , F. Balestra <sup>1</sup> , G. Ghibaudo <sup>1</sup>	
1 IMEP-LAHC, Minatec, INP Grenoble, Grenoble, France	
2 ST Microelectronics, Crolles, France	
3 CEA/LETI MINATEC, Grenoble, France	

## Poster Session

<b>P 1. Specific features of fluorination of silicon surface region by RIE in r.f. CF<sub>4</sub> plasma – novel method of improving electrical properties of thin PECVD silicon dioxide films .....</b>	<b>66</b>
M. Kalisz <sup>1,2</sup> , R. Mroczyński <sup>1</sup> , R.B. Beck <sup>1</sup>	
1 Institute of Microelectronics and Optoelectronics, Warsaw, Poland	
2 Motor Transport Institute, Warsaw, Poland	
<b>P 2. 2D Analytical Calculation of the Source/Drain Access Resistance in DG-MOSFET Structures.....</b>	<b>70</b>
T. Holtij <sup>1,2</sup> , M. Schwarz <sup>1,2</sup> , A. Kloes <sup>1</sup> and B. Iñíguez <sup>2</sup>	
1 University of Applied Sciences Giessen-Friedberg, Giessen, Germany	
2 Universitat Rovira i Virgili, Tarragona, Spain	
<b>P 3. Ge Quantum Dot Schottky diode operated in a 89GHz Rectenna.....</b>	<b>74</b>
A. Karmous, H. Xu, M. Oehme, E. Kasper, and J. Schulze	
Institut für Halbleitertechnik -Universität Stuttgart, Stuttgart, Germany	
<b>P 4. Fabrication of ZnO Nanowire Device Using Top-Down Approach.....</b>	<b>77</b>
S.M. Sultan <sup>1,2</sup> , K. Sun <sup>1</sup> , J.Partridge <sup>3,4</sup> , M. Allen <sup>4</sup> , P. Ashburn <sup>1</sup> , H.M.H. Chong <sup>1</sup>	
1 Nano Research Group, School of Electronics and Computer Science, University of Southampton, UK	
2 Faculty of Electrical Engineering, Universiti Teknologi Malaysia (UTM), Malaysia	
3 University of Canterbury, New Zealand	
4 The McDiarmid Institute for Advanced Materials and Nanotechnology, New Zealand	
<b>P 5. The Impact of Junction Angle on Tunnel FETs.....</b>	<b>80</b>
F.K.H. Kao <sup>1,2</sup> , A.S. Verhulst <sup>1</sup> , W.G. Vandenberghe <sup>1,2</sup> , G. Groeseneken <sup>1,2</sup> and K. De Meyer <sup>2,2</sup>	
1 IMEC, Leuven, Belgium	
2 Department of Electrical Engineering, K.U. Leuven, Belgium	
<b>P 6. Open Issues for the Numerical Simulation of Silicon Solar Cells.....</b>	<b>84</b>
R. De Rose <sup>1,2</sup> , M. Zanucoli <sup>1</sup> , P. Magnone <sup>1</sup> , E. Sangiorgi <sup>1</sup> , C. Fiegna <sup>1</sup>	
1 ARCES-DEIS, University of Bologna and IUNET, Cesena (FC), Italy	
2 DEIS, University of Calabria, Rende (CS), Italy	

<b>P 7.</b>	<b>AC analysis of defect cross sections using non-radiative MPA quantum model</b> .....	<b>88</b>
	D. Garetto <sup>1,2</sup> , Y.M. Randriamihaja <sup>3</sup> , A. Zaka <sup>3</sup> , D. Rideau <sup>3</sup> , A. Schmid <sup>2</sup> , H. Jaouen <sup>3</sup> , and Y. Leblebici <sup>2</sup>	
	1 IBM Systems and Technology Group, Crolles, France	
	2 Ecole Polytechnique Fédérale de Lausanne - Lausanne, Switzerland	
	3 STMicroelectronics, Crolles, France	
<b>P 8.</b>	<b>Modeling of Thermal Network in Silicon Power MOSFETs</b> .....	<b>92</b>
	P. Magnone <sup>1</sup> , C. Fiegna <sup>1</sup> , G. Greco <sup>2</sup> , G. Bazzano <sup>2</sup> , E. Sangiorgi <sup>1</sup> , S. Rinaudo <sup>2</sup>	
	1 Advanced Research Center on Electronic Systems for Information and Communication Technologies E. De Castro (ARCES), University of Bologna, Cesena (FC), Italy	
	2 STMicroelectronics, Catania, Italy	
<b>P 9.</b>	<b>Atomic scale simulation of a junctionless silicon nanowire transistor</b> .....	<b>96</b>
	L. Ansari, B. Feldman, G. Fagas, J-P. Colinge, and J. C. Greer	
	Tyndall National Institute, University College Cork, Cork, Ireland	
<b>P10.</b>	<b>Alloy scattering of substitutional carbon in silicon: a first principles approach</b> .....	<b>99</b>
	M.P. Vaughan <sup>1</sup> , F. Murphy-Armando <sup>1</sup> and S. Fahy <sup>1,2</sup>	
	1 Tyndall National Institute, Lee Maltings, Cork, Ireland	
	2 Department of Physics, University College Cork, Ireland	
<b>P11.</b>	<b>Monte Carlo Simulation of a 20nm Gate Length Implant Free Quantum Well Ge pMOSFET with Different Lateral Spacer width</b> .....	<b>103</b>
	K.H. Chan <sup>1</sup> , B. Benbakhti <sup>1</sup> , C. Ridder <sup>1</sup> , J. Watling, A. Asenov <sup>1,2</sup>	
	1 Device Modelling Group, School of Engineering, University of Glasgow, UK	
	2 Gold Standard Simulations Ltd., Glasgow, UK	
<b>P12.</b>	<b>Extraction of Channel Mobility in Nanowire MOSFETs Using <math>I_d(V_g)</math> Characteristics and Random Telegraph Noise Amplitude</b> .....	<b>107</b>
	A.N. Nazarov <sup>1</sup> , C.W. Lee <sup>2</sup> , A. Kranti <sup>2</sup> , I. Ferain <sup>2</sup> , R. Yan <sup>2</sup> , N. Dehdashti Akhavan <sup>2</sup>	
	P. Razavi <sup>2</sup> , R. Yu <sup>2</sup> , J-P. Colinge <sup>2</sup>	
	1 Lashkaryov Institute of Semiconductor Physics, NAS of Ukraine, Kiev, Ukraine	
	2 Tyndall National Institute, University College Cork, Ireland	
<b>P13.</b>	<b>The Effect of the Doping Concentration on Nanoscale Field Effect Diode Performance</b> .....	<b>110</b>
	N. Manavizadeh <sup>1,2</sup> , F. Raissi <sup>1</sup> , E. Asl Soleimani <sup>2</sup>	
	1 Faculty of Electrical and Computer Engineering, K. N. Toosi University of Technology, Tehran, Iran	
	2 School of Electrical and Computer Engineering, University of Tehran, Iran	
<b>P14.</b>	<b>Source/Drain Engineered Ultra Low Power Analog/RF UTBB MOSFETs</b> .....	<b>114</b>
	A. Kranti <sup>1</sup> , J-P. Raskin <sup>2</sup> and G.A. Armstrong <sup>3</sup>	
	1 Department of Electrical Engineering, Indian Institute of Technology (IIT), Indore, India	
	2 Microwave Laboratory, Université catholique de Louvain, Louvain-la-Neuve, Belgium	
	3 School of Electronics, Electrical Engineering and Computer Science, Queen's University Belfast, UK	
<b>P15.</b>	<b>X-ray Absorption Studies of Elemental and Complex Transition Metal (TM)Oxides: Differences Between: (i) Chemical, and (ii) Local Site Symmetry Multivalency</b> .....	<b>118</b>
	G. Lucovsky <sup>1</sup> , L. Miotti <sup>1</sup> , D. Zeller <sup>1</sup> , and C. Adamo <sup>2</sup> and D. Scholm <sup>2</sup>	
	1 North Carolina State University, Raleigh, NC, USA	
	2 Cornell University, Ithaca, NY, USA	

<b>P16. Performance Investigation of Short-channel Junctionless Multigate Transistors .....</b>	<b>122</b>
P. Razavi, G. Fagas, I. Ferain, N. Dehdashti Akhavan, R. Yu, J-P. Colinge Tyndall National Institute, University College Cork, Cork, Ireland	
<b>P17. Fully Etched Grating Couplers for Atomic Layer Deposited Horizontal Slot Waveguides.....</b>	<b>126</b>
M.M. Naiini, G. Malm, M. Östling KTH – Royal Institute of Technology, School of Information and Communication Technology, Kista, Sweden	
<b>P18. Self-Heating and Substrate Effects in Ultra-Thin Body Ultra-Thin BOX Devices .....</b>	<b>130</b>
S. Makovejev <sup>1</sup> , V. Kilchytska <sup>2</sup> , M.K. Md Arshad <sup>2,3</sup> , D. Flandre <sup>2</sup> , F. Andrieu <sup>4</sup> , O. Faynot <sup>4</sup> , S. Olsen <sup>1</sup> , J-P. Raskin <sup>2</sup> 1 School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK 2 ICTEAM Institute, Université catholique de Louvain, Louvain-la-Neuve, Belgium 3 School of Microelectronic Engineering, University Malaysia Perlis, Malaysia 4 CEA-LETI MINATEC, Grenoble, France	
<b>P19. A surface potential based compact model for lightly doped FD SOI MOSFETs with ultra-thin body.....</b>	<b>134</b>
J. El Hussein <sup>1</sup> , F. Martinez <sup>1</sup> , M. Bawedin <sup>1</sup> , M. Valenza <sup>1</sup> , R. Ritzenthaler <sup>2</sup> , F. Lime <sup>2</sup> , B. Iñiguez <sup>2</sup> 1 IES - Montpellier University - UMR CNRS 5214, Montpellier, France 2 Rovira I Virgili University (URV/ETSE), Tarragona, Spain	
<b>P20. 2D Analysis of Source/Drain Carrier Tunneling in Lightly Doped Schottky Barrier DG-MOSFETs Using a Fully Analytical Model.....</b>	<b>138</b>
M. Schwarz <sup>1,2</sup> , T. Holtij <sup>1,2</sup> , A. Kloes <sup>1</sup> , and B. Iñiguez <sup>2</sup> 1 University of Applied Sciences Giessen-Friedberg, Giessen, Germany 2 Universitat Rovira i Virgili, Tarragona, Spain	
<b>P21. Brownian Dynamics Simulation of Ion Channels Embedded in Silicon Membranes for Sensor Applications .....</b>	<b>142</b>
C. Berti <sup>1</sup> , S. Furini <sup>2</sup> , E. Sangiorgi <sup>1,3</sup> and C. Fiegna <sup>1,3</sup> 1 ARCES, University of Bologna and IUNET, Cesena, Italy 2 University of Siena, Siena, Italy 3 DEIS, University of Bologna, Bologna, Italy	
<b>P22. Tunneling path Impact on the Accurate Numerical Simulation of TFET devices .....</b>	<b>146</b>
L. De Michielis <sup>1</sup> , M. Iellina <sup>2</sup> , P. Palestri <sup>2</sup> , A. Ionescu <sup>1</sup> , L. Selmi <sup>2</sup> 1 Nanolab, EPFL, Lausanne, Switzerland 2 Dept. Electrical, Managerial and Mechanical Engineering, University of Udine, Italy	
<b>P23. Influence of Drain Voltage on MOSFET Threshold Voltage Determination by Transconductance Change and <math>g_m/I_d</math> Methods.....</b>	<b>150</b>
T. Rudenko <sup>1</sup> , V. Kilchytska <sup>2</sup> , M.K. Md Arshad <sup>2</sup> , J-P. Raskin <sup>2</sup> , A. Nazarov <sup>1</sup> , and D. Flandre <sup>2</sup> 1 Institute of Semiconductor Physics, NAS of Ukraine, Kyiv, Ukraine 2 Université catholique de Louvain, ICTEAM Institute, Louvain-la-Neuve, Belgium	

- P24. High-temperature perspectives of UTB SOI MOSFETs** ..... 154  
 V. Kilchytska<sup>1</sup>, F. Andrieu<sup>2</sup>, O. Faynot<sup>2</sup>, D. Flandre<sup>1</sup>  
 1 ICTEAM Institute, Université catholique de Louvain, Louvain-la-Neuve, Belgium  
 2 CEA-LETI MINATEC, Grenoble, France

### **Session III: Advanced Dielectrics**

- 3.18. Nanocarbon structures for electronic applications - a critical review (INVITED)** ..... 158  
 G. Duesberg  
 Trinity College Dublin, Ireland and CRANN, Dublin, Ireland
- 3.19. Modeling the breakdown statistics of Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> nanolaminates grown by Atomic-Layer-Deposition** ..... 160  
 A. Conde<sup>1</sup>, C. Martínez<sup>1</sup>, X. Saura<sup>1</sup>, D. Jiménez<sup>1</sup>, E. Miranda<sup>1</sup>, J.M. Raff<sup>2</sup>, F. Campabadal<sup>2</sup> and J. Suñé<sup>1</sup>  
 1 Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, Spain  
 2 Centro Nacional de Microelectrónica, Instituto de Microelectrónica Barcelona, Spain
- 3.20. Toy model for the progressive breakdown dynamics of ultrathin gate dielectrics**..... 164  
 E. Miranda, D. Jiménez, and J. Suñé  
 Departament d'Enginyeria Electrònica, Escola d'Enginyeria, Universitat Autònoma de Barcelona, Spain
- 3.21. Lanthanum Lutetium oxide integration in a gate-first process on SOI MOSFETs**..... 167  
 A. Nichau<sup>1</sup>, E. Durğun Özben<sup>1</sup>, M. Schnee<sup>1</sup>, J. M. J. Lopes<sup>1</sup>, A. Besmehn<sup>2</sup>, M. Luysberg<sup>3</sup>,  
 L. Knoll<sup>1</sup>, S. Habicht<sup>1</sup>, V. Mussmann<sup>1</sup>, R. Luptak<sup>1</sup>, St. Lenk<sup>1</sup>, J. Rubio-Zuazo<sup>4</sup>,  
 G. R. Castro<sup>4</sup>, D. Buca<sup>1</sup>, Q. T. Zhao<sup>1</sup>, J. Schubert<sup>1</sup> and S. Mantl<sup>1</sup>  
 1 Peter Grünberg Institute 9 (PGI-9-IT), Forschungszentrum Jülich and JARA-FIT, Jülich, Germany  
 2 Central Division for Chemical Analysis (ZCH), Forschungszentrum Jülich, Jülich, Germany  
 3 Peter Grünberg Institute 5 and Ernst Ruska-Centre (ER-C) for Microscopy and Spectroscopy with  
 Electrons, Forschungszentrum Jülich, Jülich, Germany  
 4 Spanish CRG BM25 Beamline – SpLine, European Synchrotron Radiation Facility (ESRF), Grenoble,  
 France
- 3.22. Influence of annealing temperature on the performance of Graphene / SiC transistors with high-k / metal gate** ..... 171  
 M. Clavel<sup>1</sup>, T. Poiroux<sup>1</sup>, M. Mouis<sup>2</sup>, L. Becerra<sup>1</sup>, J.L. Thomassin<sup>3</sup>, A. Zenasni<sup>1</sup>, G. Lapertot<sup>3</sup>,  
 D. Rouchon<sup>1</sup>, D. Lafond<sup>1</sup> and O. Faynot<sup>1</sup>  
 1 CEA, LETI, MINATEC, Grenoble, France  
 2 IMEP-LAHC, Grenoble-INP, Grenoble, France  
 3 CEA, INAC-SPSMS, Grenoble, France
- 3.23. Channel-length dependence of statistical threshold voltage variability in extremely scaled HKMG MOSFETs**..... 175  
 X. Wang<sup>1</sup>, S. Markov<sup>1</sup>, A. Asenov<sup>1,2</sup>  
 1 Device Modelling Group, School of Engineering, University of Glasgow, Glasgow, UK  
 2 Gold Standard Simulations Ltd, Glasgow, UK
- 3.24. Revisited approach for the characterization of Gate Induced Drain Leakage**..... 179  
 Q. Raffhay<sup>1</sup>, C. Xu<sup>1,2</sup>, P. Batude<sup>2</sup>, M. Mouis<sup>1</sup>, M. Vinet<sup>2</sup> and G. Ghibaudo<sup>1</sup>  
 1 IMEP-LAHC, Minatec Campus, Grenoble, France  
 2 CEA-LETI – Minatec Campus, Grenoble, France

<b>3.25. Mobility Extraction in sub-10nm Nanowire nMOSFETs with Gadolinium-Silicate as Gate Dielectric</b> .....	<b>183</b>
M. Schmidt, H.D.B. Gottlob, J. Bolten, T. Wahlbrink, H. Kurz Advanced Microelectronic Center Aachen, AMO GmbH, Aachen, Germany	
<b>3.26. Electron Injection from n-type Si Substrates into (i) Transition Metal High-k dielectrics and (ii) SiO<sub>2</sub> and Si Oxynitride Alloys: Conduction Band Edge States and Negative Ion State Electron Trap Differences</b> .....	<b>187</b>
G. Lucovsky, D. Zeller, K. Wu, and J. Kim North Carolina State University, Department of Physics, Raleigh, NC, USA	
<b>3.27. Statistical Comparison of Random Telegraph Noise (RTN) in Bulk and Fully Depleted SOI MOSFETs</b> .....	<b>191</b>
J. Nishimura, T. Saraya and T. Hiramoto Institute of Industrial Science, University of Tokyo, Japan	

## Session IV: Strained Silicon, Germanium and III-V Materials

<b>4.28. Quantum simulations of electrostatics in Si cylindrical nanowire pinch-off nFETs and pFETs with a homogeneous channel including strain and arbitrary crystallographic orientations</b> .....	<b>195</b>
A.T. Pham <sup>1</sup> , B. Sorée <sup>1,2</sup> , W. Magnus <sup>1,2</sup> , C. Jungemann <sup>3</sup> , B. Meinerzhagen <sup>4</sup> , G. Pourtois <sup>1</sup> 1 Physics modelling and simulation, IMEC, Leuven, Belgium 2 Physics department, Universiteit Antwerpen, Wilrijk, Belgium 3 EIT4, Universität der Bundeswehr München, Neubiberg, Germany 4 BST, TU Braunschweig, Braunschweig, Germany	
<b>4.29. Giant mobility enhancement in highly strained, direct gap Ge</b> .....	<b>199</b>
F. Murphy-Armando <sup>1</sup> and S. Fahy <sup>1,2</sup> 1 Tyndall National Institute, Cork, Ireland. 2 Department of Physics, University College Cork, Ireland	
<b>4.30. Impact of strain and Ge concentration on the performance of planar SiGe band-to-band-tunneling transistors</b> .....	<b>202</b>
M. Schmidt <sup>1</sup> , R.A. Minamisawa <sup>1</sup> , S Richter <sup>1</sup> , J.-M. Hartmann <sup>2</sup> , R. Luptak <sup>1</sup> , A. Tiedemann <sup>1</sup> , D. Buca <sup>1</sup> , Q. T. Zhao <sup>1</sup> , S. Mantl <sup>1</sup> 1 Peter-Grünberg-Institut (PGI 9-IT) and JARA-FIT Forschungszentrum Jülich, Germany 2 CEA-LETI, Minatec Campus, Grenoble, France	
<b>4.31. Annealing investigations for high-k first n-channel In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFET development</b> .....	<b>206</b>
V. Djara, K. Cherkaoui, K. Thomas, E. Pelucchi, D. O'Connell, L. Floyd and P.K. Hurley Tyndall National Institute, University College Cork, Ireland	
<b>4.32. Transport Properties of Spin Field-Effect Transistors Built on Si and InAs</b> .....	<b>210</b>
D. Osintsev, V. Sverdlov, Z. Stanojević, A. Makarov and S. Selberherr Institute for Microelectronics, Technische Universität Wien, Austria	