

# **2010 IEEE International SOC Conference**

**(SOCC 2010)**

**Las Vegas, Nevada, USA  
27 – 29 September 2010**



**IEEE Catalog Number: CFP10ASI-PRT**  
**ISBN: 978-1-4244-6682-5**

# TABLE OF CONTENTS

<b>Section MPL - Plenary Session</b> .....	1
<i>Thomas Büchner, Andrew Marshall</i>	
<b>Keynote Presentation: SoC Design as an Example of Component-Based Design of Distributed Systems</b> .....	3
<i>Alberto Sangiovanni Vincentelli</i>	
<b>Plenary Presentation: Third Revolution: The Search for Scalable Code-Based Design</b> .....	5
<i>Michael Keating</i>	
<b>Plenary Presentation: A Wire-Speed Processor System-on-a-Chip (SOC): Technical Overview and Challenges for a Large Complex SOC used in Next-Generation Systems</b> .....	6
<i>Sandra Woodward</i>	
<b>Session MA3 - SoC Power Optimization Techniques</b> .....	7
<i>Ram Krishnamurthy</i>	
<b>Delay dependent power optimisation of combinational circuits using And-Inverter graphs</b> .....	9
<i>Rashmi Mehrotra, Tom English, Emanuel Popovici, Micheal Schellekens</i>	
<b>Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors,</b> .....	15
<i>Selcuk Kose, Eby G. Friedman</i>	
<b>Optimization and Predication of Leakage Current Characteristics in Wide Domino OR Gates Under PVT Variation,</b> .....	19
<i>Na Gong, Ramalingam Sridhar</i>	
<b>A Run-time Distributed Cooperative Approach to Optimize Power Consumption in MPSoCs</b> .....	25
<i>Imen Mansouri, Fabien Clermidy, Pascal Benoit, Lionel Torres</i>	
<b>Session MB3 - Analog1</b> .....	31
<i>Suhwan Kim</i>	
<b>Highly Programmable Switched-Capacitor Filters Using Biquads with Nonuniform Internal Clocks</b> .....	33
<i>Oliver Gysel, Paul Hurst, Stephen Lewis</i>	
<b>A Digitally Self-Calibrated Low-Noise 7-bit Folding A/D Converter</b> .....	39
<i>Min Ah Kwon, Dahsom Kim, Daeyun Kim, Junho Moon, Minkyu Song</i>	
<b>A High-Resolution and Fast-Conversion Readout Circuit for Differential Capacitive Sensors</b> .....	44
<i>Jong-Kwan Woo, Hyunjoong Lee, Sungho Ahn, Suhwan Kim</i>	
<b>Jitter Transfer Function Model and VLSI Jitter Filter Circuits</b> .....	48
<i>Hongjiang Song, Jianan Song, Aritra Dey, Yan Song</i>	
<b>Session MT1- Embedded Tutorial</b> .....	53
<i>Sao-Jie Chen</i>	
<b>Embedded Tutorial: A Holistic View on Low Power Design</b> .....	55
<i>Thomas Buechner</i>	
<b>Session MA4 Low Power SoC Circuits</b> .....	57
<i>Kaijian Shi, Synopsys</i>	
<b>A 10b 200MHz Pipeline ADC with Minimal Feedback Penalty and 0.35pJ/Conversion-Step</b> .....	59
<i>Gang Chen, Yifei Luo, Jiayin Tian, Kuan Zhou</i>	
<b>High Speed Recursion-Free CORDIC Architecture</b> .....	65
<i>Shakeel Abdulla, Haewoon Nam, Earl Swartzlander, Jacob Abraham</i>	
<b>A 1 ppm/°C bandgap voltage reference with new second-order Taylor curvature compensation</b> .....	71
<i>Ralph Oberhuber, Rahul Prakash, Vadim Ivanov</i>	
<b>Session MB4 - Analog 2</b> .....	79
<i>Suhwan Kim</i>	
<b>Frequency-independent Fast-lock Register-controlled DLL with Wide-range Duty Cycle Adjuster</b> .....	81
<i>Dongsuk Shin, Joo-Hwan Cho, Young-Jung Choi, Byoung-Tae Chung</i>	
<b>A 1.7Gbps DLL-based Clock Data Recovery in 0.35µm CMOS</b> .....	85
<i>Sang-Ho Kim, Hyung-Min Park, Tae-Ho Kim, Jin-Ku Kang, Jin-Ho Kim, Jae-Youl Lee, Yoon-Kyung Choi, Myunghee Lee</i>	
<b>A CMOS 5.4/3.24Gbps Dual-rate Clock and Data Recovery Design for DisplayPort v1.2</b> .....	89
<i>Tae-Ho Kim, Dong-Kyun Kim, Jae-Wook Yoo, Jin-Ku Kang Ralph Oberhuber, Rahul Prakash, Vadim Ivanov</i>	
<b>Session MT2- Embedded Tutorial</b> .....	93
<i>Sao-Jie Chen</i>	
<b>Embedded Tutorial: Low-power SOC implementation: What you need to know</b> .....	95
<i>Kaijian Shi</i>	
<b>Session TA1 - Multimedia Processing</b> .....	97
<i>Emma E. Regentova</i>	

<b>System-Level Exploration of Mesh-based NoC Architectures for Multimedia Applications</b> .....	99
<i>Ning Ma, Zhonghai Lu, Zhibo Pang, Lirong Zheng</i>	
<b>A 40 Mbps H.264/AVC CAVLC Decoder using a 64-bit Multiple-Issue Video Parsing Coprocessor</b> .....	105
<i>Soonwoo Choi, Jason J.K. Park, Moonmo Koo, Daewoong Kim, Soo-Ik Chae</i>	
<b>A High-Efficiency Reconfigurable 2-D Discrete Wavelet Transform Engine for JPEG2000 Implementation on Next Generation of Digital Cameras</b> .....	109
<i>Xin Zhao, Ying Yi, Ahmet Erdogan, Tughrul Arslan</i>	
<b>Orthogonal Shift Level Comparison Reuse for Structuring Element Shape Independent VLSI Architectures of 2D Morphological Operations</b> .....	113
<i>Markus Holzer, Ruben Bartholomä, Thomas Greiner, Wolfgang Rosenstiel</i>	
<b>Session TB1 - System Level Design Methodologies</b> .....	119
<i>Yong-Bin Kim</i>	
<b>Case Study: Runtime Reduction of a Buffer Insertion Algorithm Using GPU Parallel Programming</b> .....	121
<i>WON HA CHOI, XUN LIU</i>	
<b>Unleash the Parallelism of 3DIC Partitioning On GPGPU</b> .....	127
<i>Hsien-Kai Kuo, Bo-Cheng Charles Lai, Jing-Yang Jou</i>	
<b>Routability-Driven RDL Routing with Pin Reassignment</b> .....	133
<i>Jin-Tai Yan, Ke-Chyuan Chen, Zhi-Wei Chen</i>	
<b>Statistical Electro-Thermal Analysis with High Compatibility of Leakage Power Models</b> .....	139
<i>Huai-Chung Chang, Pei-Yu Huang, Ting-Jung Li, Yu-Min Lee</i>	
<b>Session TA2 - Design</b> .....	145
<i>Sakir Sezer</i>	
<b>Variation-tolerant Design of D-FlipFlops</b> .....	147
<i>Hiroaki Sunagawa, Hidetoshi Onodera</i>	
<b>High Speed and Low Power Transceiver Design with CNFET and CNT Bundle Interconnect</b> .....	152
<i>Young Bok Kim, Yong-Bin Kim</i>	
<b>NBTI-Aware Statistical Timing Analysis Framework</b> .....	158
<i>Sangwoo Han, Juho Kim</i>	
<b>Implementation of a Hardware-Efficient EEG Processor for Brain Monitoring System</b> .....	164
<i>Chiu-Kuo Chen, Ericson Chua, Shao-Yen Tseng, Chih-Chung Fu, Wai-Chi Fang</i>	
<b>Design and Analysis of an Advanced Static Blocked Multithreading Architecture</b> .....	169
<i>Ye Lu, Sakir Sezer, John Mccanny</i>	
<b>Session TB2 - System Level Design Methodologies</b> .....	175
<i>Yong-Bin Kim</i>	
<b>A Folding Strategy for SAT Solvers based on Shannon's Expansion Theorem</b> .....	177
<i>Siwat Saibua, Po-Yu Kuo, Dian Zhou, Ming-e Jing</i>	
<b>1TERA: A FPGA-Based Trace-Driven Emulation Framework for Designing On-Chip Communication Architectures</b> .....	182
<i>Dan Liu, Yi Feng, Jingjin Zhou, Dong Tong, Xu Cheng, Keyi Wang</i>	
<b>Expandable MDC-Based FFT Architecture and Its Generator for High-Performance Applications</b> .....	188
<i>Bu-Ching Lin, Yu-Hsiang Wang, Juinn-Dar Huang, Jing-Yang Jou</i>	
<b>A SystemC AMS Extension for the Simulation of Non-linear Circuits</b> .....	193
<i>Thomas Uhle, Karsten Einwich</i>	
<b>An Automated Control Code Generation Approach for the SegBus Platform</b> .....	199
<i>Moazzam Fareed Niazi, Tiberiu Seceleanu, Cristina Seceleanu, Hannu Tenhunen</i>	
<b>From Film to Silicon: The Migration of Document Archiving Technology</b> .....	205
<i>P.R. Mukund</i>	
<b>Session TA3 - Low Power Design</b> .....	207
<i>Kaijian Shi</i>	
<b>Power Noise Suppression Technique using Active Decoupling Capacitor for TSV 3D Integration</b> .....	209
<i>Tien-Hung Lin, Po-Tsang Huang, Wei Hwang</i>	
<b>Estimation of Maximum Application-level Power Supply Noise</b> .....	213
<i>Tung-Yeh Wu, Sriram Sambamurthy, Jacob Abraham</i>	
<b>Simultaneous Voltage Island Generation and Floorplanning</b> .....	219
<i>Houng-Yi Li, Iris Hui-Ru Jiang, Hung-Ming Chen</i>	
<b>Footer Voltage Feedforward Domino Technique for Wide Fan-in Dynamic Logic</b> .....	224
<i>Rahul Singh, Ah Reum Kim, Suhwan Kim</i>	
<b>Thermal Estimation for accurate Estimation of Impact of BTI Aging Effects on Nano-scale SRAM Circuits</b> .....	230
<i>Ankitchandra Shah, Hamid Mahmoodi</i>	
<b>Enhanced IEEE 1500 Test Wrapper for Testing Small RAMs in SOCs</b> .....	236
<i>Yu-Jen Huang, Yun-Chao You, Jin-Fu Li</i>	

<b>Session TB3 - Reconfigurable Systems</b> .....	241
<i>Juergen Becker</i>	
<b>Estimation of characteristic variation of photodiodes and its compensation method in an optically reconfigurable gate array</b> .....	243
<i>Yuji Aoyama, Minoru Watanabe</i>	
<b>A Routing Architecture Exploration for Coarse-Grained Reconfigurable Architecture with Automated SEU-Tolerance Evaluation</b> .....	248
<i>Takashi Imagawa, Masayuki Hiromoto, Hiroyuki Ochi, Takashi Sato</i>	
<b>Binary Object Recognition System on FPGA with bSOM</b> .....	254
<i>Kofi Appiah, Andrew Hunter, Patrick Dickinson, Hongying Meng</i>	
<b>Resource Constrained Mapping of Data Flow Graphs onto Coarse-Grained Reconfigurable Array</b> .....	260
<i>Naifeng Jing, Weifeng He, Zhigang Mao</i>	
<b>Design of a Link-Controller architecture for Multiple Serial Link Protocols</b> .....	266
<i>Lei Wang, Vishal Nawathe, Pawankumar Hegde, Roman Staszewski, Vojin Oklobdzija</i>	
<b>High-Performance Random Data Lookup for Network Processing</b> .....	272
<i>Xin Yang, Sakir Sezer, John McCanny, Dwayne Burns</i>	
<b>Poster Session</b> .....	279
<i>Ramalingam Sridhar, Norbert Schuhmann</i>	

### ANALOG AND MIXED SIGNALS

<b>A 65<math>\mu</math>m CMOS Ultra Low Power and Low Noise 131M Front End Transimpedance Amplifier</b> .....	281
<i>Jiaping Hu, Yong-Bin Kim, Joseph Ayers</i>	
<b>A CMOS Low-Power Low-Offset and High-Speed Fully Dynamic Latched Comparator</b> .....	285
<i>Heung Jun Jeon, Yong-Bin Kim</i>	
<b>A CMOS 6 bit 250MS/s A/D Converter with input voltage range detectors</b> .....	289
<i>Kwang Yoon, Won Kim</i>	
<b>Clock buffer with duty cycle corrector</b> .....	293
<i>Shao-Ku Kao, Yong-De You</i>	
<b>P5 A 70dB SNDR 10-MHz BW Hybrid Delta-Sigma/Pipeline ADC in 0.18-<math>\mu</math>m CMOS</b> .....	297
<i>Xiong Liu, Alan Willson</i>	
<b>8Gbps High-Speed I/O Transmitter with Scalable Speed, Swing and Equalization Levels</b> .....	301
<i>Mohammed Younus, Hongjiang Song</i>	

### RECONFIGURABLE AND PROGRAMMABLE CIRCUITS AND SYSTEMS, FPGAs

<b>Run-time configuration prefetching to reduce the overhead of dynamically reconfiguration</b> .....	305
<i>Binbin Wu, Like Yan, Shaobin Zhang, Tianzhou Chen</i>	
<b>A Multi-channel Frequency Detection and Monitoring System</b> .....	309
<i>Mohammed Abdallah, Omar Elkeelany</i>	

### EMBEDDED SYSTEMS, MULTI CORE, AND EMBEDDED MEMORY

<b>Process Technology and Design Parameter Impact on SRAM Bit-Cell Sleep Effectiveness</b> .....	313
<i>Gururaj Shamanna, Bhunesh Kshatri, Gaurav Raja, Y.S. Tew, P Marfatia, Y. Raghavendra, V. Naik</i>	
<b>Interconnect System Compression Analysis for Multi-core Architectures</b> .....	317
<i>Jiangjiang Liu, Jianyong Zhang, Nihar Mahapatra</i>	

### LOW POWER

<b>Fan-in Sensitive Low Power Dynamic Circuits Performance Statistical Characterization</b> .....	321
<i>Jinhui Wang, Na Gong, Wuchen Wu, Ligang Hou</i>	
<b>Energy Efficient Computational Blocks with Self-Adaptive Single-Ended Body Bias technique</b> .....	326
<i>SenthilKumar Jayapal, Jan Stuijt, Jos Huisken, Yiannos Manoli</i>	
<b>Power Minimization Methodology for VCTL Topologies</b> .....	330
<i>Osman Kubilay Ekekon, Samed Maltabas, Martin Margala, Ugur Cilingiroglu</i>	
<b>Hybrid MOSFET/CNFET Based Power Gating Structure</b> .....	334
<i>Kyung Ki Kim, Haiqing Nan, Ken Choi</i>	

## **VERIFICATION**

<b>Comparison of Performance Parameters of SRAM Designs in 16nm CMOS and CNIFET Technologies</b> .....	339
<i>Anuj Pushkarna, Sajna Raghavan, Hamid Mahmoodi</i>	
<b>A BDD-based Approach to Design Power-aware On-line Detectors for Digital Circuits</b> .....	343
<i>Gopal Paul, Santosh Biswas, Chittaranjan Mandal, Bhargab B. Bhattacharya</i>	
<b>An Efficient VLSI Architecture for Extended Variable Block Sizes Motion Estimation</b> .....	347
<i>Weifeng He, Weiwei Chen, Zhigang Mao</i>	

## **MULTIMEDIA PROCESSING**

<b>A Multimedia Content Generation Methodology in Support to SOC Decoder Development and Validation</b> .....	351
<i>Tuyet-Trang Lam, Ricardo Citro</i>	
<b>Effect of a Polywell geometry on a CMOS Photodiode Array</b> .....	355
<i>Paul Jansz, Steven Hinckley, Graham Wild</i>	

## **NETWORK ON CHIP AND INTERCONNECT**

<b>MMPI: A Flexible and Efficient Multiprocessor Message Passing Interface for NoC-Based MPSoC</b> .....	359
<i>Fangfa Fu, Siyue Sun, Xin'an Hu, Junjie Song, Jinxiang Wang, Minyan Yu</i>	
<b>A Method for Efficient NoC Test Scheduling Using Deterministic Routing</b> .....	363
<i>Rana Farah, Haidar Harmanani</i>	
<b>Flow Oriented Routing for NOCS</b> .....	367
<i>Everton Carara, Fernando Moraes</i>	
<b>A Globally-Interconnected Modular CMP System with Communication on the Fly</b> .....	371
<i>Marek Tudruj, Lukasz Masko</i>	
<b>Energy and Delay-Aware Mapping for Real-Time Digital Processing System on Network on Chip platforms</b> .....	375
<i>Yiou Chen, Jianhao Hu, Gengsheng Chen, Xiang Ling</i>	
<b>Thermal Modelling of 3D Multicore Systems in a Flip-Chip Package</b> .....	379
<i>Kameswar Rao Vaddina, Tamoghna Mitra, Pasi Liljeberg, Juha Plosila</i>	
<b>Efficient Multicasting Scheme for Irregular Mesh-Based NoCs</b> .....	384
<i>Xiaohang Wang, Mei Yang, Yingtao Jiang, Peng Liu</i>	

## **SYSTEMS LEVEL DESIGN METHODOLOGY**

<b>Toward Formal System-Level Verification of Security Requirements During Hardware/Software Codesign</b> .....	388
<i>Johannes Loinig, Christian Steger, Reinhold Weiss, Ernst Haselsteiner</i>	
<b>Thermal Via Planning for Temperature Reduction in 3D ICs</b> .....	392
<i>Jin-Tai Yan, Yu-Cheng Chang, Zhi-Wei Chen</i>	
<b>A design procedure of predictive RF MOSFET model for compatibility with ITRS</b> .....	396
<i>SinNyung Kim, Akira Tsuchiya, Hidetoshi Onodera</i>	
<b>Section WPL – Plenary Session</b> .....	401
<i>Thomas Buchner, Andrew Marshall</i>	
<b>Plenary Presentation: Patent Litigation Aspects in SoC Design</b> .....	403
<i>Jo Dale Carothers</i>	
<b>Session WA1 - Embedded Memory and Systems 1</b> .....	405
<i>Venkatesan Muthukumar</i>	
<b>A Novel Architectural Approach for Control Architectures in RF Transceivers</b> .....	407
<i>Bai Na, Xuan Chen, Yang Ju, Shi Longxin</i>	
<b>A Mixed-Signal Timing Circuit in 90nm CMOS for Energy Detection IR-UWB Receivers</b> .....	413
<i>Shantanu Rajwade, Wing-kei Yu, Sarah Xu, Tuo-Hung Hou, Edward Suh, Edwin Kan</i>	
<b>A Novel Architecture for Discrete Chaotic Signal Generators</b> .....	417
<i>Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming Chen</i>	
<b>Session WT1 - Embedded Tutorial</b> .....	423
<i>Sao-Jie Chen</i>	

<b>Embedded Tutorial: Quality-driven SoC Architecture Synthesis for Embedded Applications</b> .....	425
<i>Lech Jozwiak</i>	
<b>Session WA2 - Network on Chip 1</b> .....	427
<i>Venkatesan Muthukumar</i>	
<b>DyML: Dynamic Multi-Level Flow Control for Networks on Chip</b> .....	429
<i>Wen-Chung Tsai, Ying-Cherng Lan, Sao-Jie Chen, Yu-Hen Hu</i>	
<b>A Prediction-Based, Data Migration Algorithm for Hybrid Architecture NoC Systems</b> .....	435
<i>Jonathan Nafziger, Annie Avakian, Ranga Vemuri</i>	
<b>FoN: Fault-on-Neighbor Aware Routing Algorithm for Networks-on-Chip</b> .....	441
<i>Chaochao Feng, Zhonghai Lu, Axel Jantsch, Jinwen Li, Minxuan Zhang</i>	
<b>Simulation Based Study of On-chip Antennas for a Reconfigurable Hybrid 3D Wireless NoC</b> .....	447
<i>Ankit More, Baris Taskin</i>	
<b>Session WB2 - Communication Circuits and Systems</b> .....	453
<i>Hongjiang Song</i>	
<b>A Differential Read Subthreshold SRAM Bitcell with Self-adaptive Leakage Cut Off Scheme</b> .....	455
<i>Siegfried Brandstaetter, Burkhard Neuraeter, Mario Huemer</i>	
<b>Low Power Nonvolatile SRAM Circuit with Integrated Low Voltage Nanocrystal PMOS Flash</b> .....	461
<i>Qin Zhou, Jia Mao, Zhuo Zou, Fredrik Jonsson, Li-Rong Zheng</i>	
<b>Handling Shared Variable Synchronization in Multi-core Network-on-Chip with Distributed Memory</b> .....	467
<i>Qihang SHI, Xinzhi XU, Jingbo GUO</i>	
<b>Low-Energy Configurable Syndrome/Chien Search Multi-Channel Reed Solomon Decoder</b> .....	473
<i>Hamed Salah, Hazem. A. Ahmed, Tallal Elshabrawy, Hossam A. H. Fahmy</i>	
<b>Session WA3 - Network on Chip 2</b> .....	479
<i>Emma E. Regentova</i>	
<b>Run-time Communication Bypassing for Energy-Efficient, Low-Latency Per-Core DVFS on Network-on-Chip</b> .....	481
<i>Liang Guang, Ethiopia Nigussie, Hannu Tenhunen</i>	
<b>Comparative Performance Evaluation of Wireless of Wireless and Optical NOC Architectures</b> .....	487
<i>Sujay Deb, Kevin Chang, Amlan Ganguly, Partha Pande</i>	
<b>Hermes-AA A 65nm Asynchronous NoC Router with Adaptive Routing</b> .....	493
<i>Julian Pontes, Matheus Moreira, Fernando Moraes, Ney Calazans</i>	
<b>Power Analysis for Asynchronous CLICHÉ Network-on-Chip</b> .....	499
<i>Mohamed Abd El Ghany, Gursharan Reehal, Darek Korzec, Mohammed Ismail</i>	
<b>Session WB3 - Embedded Memory and Systems 2</b> .....	505
<i>Venkatesan Muthukumar</i>	
<b>Way-Load Balancing Scheme for Mobile Cache LRU Replacement</b> .....	507
<i>Satish Raghunath, Naveen Davanam, Lakshmi Deepika Bobbala, Byeong Kil Lee</i>	
<b>Exploiting Large On-Chip Memory Space Through Data Recomputation</b> .....	513
<i>Hakduran Koc, Mahmut Kandemir, Ehat Ercanli</i>	
<b>A Dependable SRAM with Enhanced Read-/Write-Margins by Fine-Grained Assist Bias Control for Low-Voltage Operation</b> .....	519
<i>Koji Nii, Makoto Yabuuchi, Hidehiro Fujiwara, Hirofumi Nakano, Kazuya Ishihara, Hiroyuki Kawai, Kazutami Arimoto</i>	
<b>Author Index</b>	