

**2011 IEEE International
Symposium on Performance
Analysis of Systems and Software
(ISPASS 2011)**

**Austin, Texas, USA
10-12 April 2011**



**IEEE Catalog Number: CFP11PER-PRT
ISBN: 978-1-61284-367-4**

Table of Contents

2011 IEEE International Symposium on Performance Analysis of Systems and Software ISPASS 2011

Message from the General Chair	iii
Message from the Program Chair.....	iv
Organization and Program Committees	v
Reviewers	vi

Keynote I

The Era of Heterogeneity: Are we prepared?.....	1
<i>Ravi Iyer</i> <i>(Intel)</i>	

Session 1: Best Paper Nominees

Characterization and Dynamic Mitigation of Intra-Application Cache Interference.....	2
<i>Carole-Jean Wu, Margaret Martonosi</i> <i>(Princeton University)</i>	
A Semi-Preemptive Garbage Collector for Solid State Drives	12
<i>Junghee Lee, Youngjae Kim*, Galen M. Shipman*, Sarp Oral*, Jongman Kim, Feiyi Wang*</i> <i>(Georgia Institute of Technology, Oak Ridge National Laboratory*)</i>	
PRISM: Zooming in Persistent RAM Storage Behavior.....	22
<i>Ju-Young Jung, Sangyeun Cho</i> <i>(University of Pittsburgh)</i>	
Evaluation and Optimization of Multicore Performance	
Bottlenecks in Supercomputing Applications	32
<i>Jeff Diamond⁺, Martin Burtcher*, John D. McCalpin⁺, Byoung-Do Kim⁺,</i> <i>Stephen W. Keckler⁺⁴, James C. Browne⁺</i> <i>(University of Texas at Austin⁺, Texas State University*, NVIDIA Corporation⁴)</i>	

Session 2: Memory Hierarchies

Minimizing Interference through Application Mapping in Multi-Level Buffer Caches.....	44
<i>Christina M Patrick, Nicholas Voshell, Mahmut Kandemir</i> <i>(Pennsylvania State University)</i>	
Analyzing the Impact of Useless Write-Backs on the Endurance and Energy	
Consumption of PCM Main Memory	56
<i>Santiago Bock, Bruce R. Childers, Rami G. Melhem, Daniel Mosse, Youtao Zhang</i> <i>(University of Pittsburgh)</i>	

Memory Access Pattern-Aware DRAM Performance Model for Multi-Core Systems.....66
Hyojin Choi, Jongbok Lee, Wonyong Sung*
(*Seoul National University, Hansung University**)

Characterizing Multi-threaded Applications based on Shared-Resource Contention76
Tanima Dey, Wei Wang, Jack Davidson, Mary Lou Soffa
(*University of Virginia*)

Session 3: Tracing

Trace-driven Simulation of Multithreaded Applications.....87
Alejandro Rico, Alejandro Duran*, Felipe Cabarcas*, Alex Ramirez*+, Yoav Etsion*,
Mateo Valero*+*
(*Barcelona Supercomputing Center*, Universitat Politecnica de Catalunya+*)

Efficient Memory Tracing by Program Skeletonization97
Alain Ketterlin, Philippe Clauss
(*Université Strasbourg & INRIA*)

Portable Trace Compression through Instruction Interpretation107
*Svilen Kanev, Robert Cohn**
(*Harvard University, Intel**)

Poster Session

Finding Cool Code: An Analysis of Source-Level Causes of Temperature Effects117
Dan Upton, Kim Hazelwood
(*University of Virginia*)

A Reconfigurable Simulator for Largescale Heterogeneous Multicore Architectures.....119
Jiayuan Meng, Kevin Skadron
(*University of Virginia*)

Towards a Scalable Data Center-level Evaluation Methodology121
David Meisner, Junjie Wu, Thomas F. Wenisch
(*University of Michigan*)

Storage I/O Generation and Replay for Datacenter Applications123
Christina Delimitrou, Sriram Sankar, Kushagra Vaid*, Christos Kozyrakis*
(*Stanford University, Microsoft**)

VMAD: A Virtual Machine for Advanced Dynamic Analysis of Programs.....125
Alexandra Jimborean, Matthieu Herrmann, Vincent Loechner, Philippe Clauss*
(*INRIA, University of Strasbourg**)

A Comparative Benchmarking of the FFT on Fermi and Evergreen GPUs127
*Mohamed F. Ahmed, Omar Haridy**
(*The American University in Cairo, The German University in Cairo**)

Supply Voltage Emulation Platform for DVFS Voltage Drop Compensation Explorations129
*Andreas Genser, Christian Bachmann, Christian Steger, Reinhold Weiss, Josef Haid**
(*Graz University of Technology, Infineon Technologies**)

Performance Characterization of Mobile-Class Nodes: Why Fewer Bits is Better131
Michelle McDaniel, Kim Hazelwood
(University of Virginia)

Keynote II:

Integrated Modeling Challenges in Extreme-Scale Computing133
Pradip Bose
(IBM)

Session 4: Session 4: Emerging Workloads

Where is the Data? Why you Cannot Debate CPU vs. GPU Performance Without the Answer134
Chris Gregg, Kim Hazelwood
(University of Virginia)

**Accelerating Search and Recognition Workloads with SSE 4.2
String and Text Processing Instructions.....145**
Guangyu Shi, Min Li, Mikko Lipasti
(University of Wisconsin, Madison)

A Comprehensive Analysis and Parallelization of an Image Retrieval Algorithm.....154
Zhenman Fang, Weihua Zhang, Haibo Chen, Binyu Zang
(Fudan University)

Performance Evaluation of Adaptivity in Software Transactional Memory165
Mathias Payer, Thomas R. Gross
(ETH Zurich)

Session 5: Simulation and Modeling

Scalable, accurate NoC simulation for the 1000-core era175
Mieszko Lis, Omer Khan
(MIT)

A Single-Specification Principle for Functional-to-Timing Simulator Interface Design.....186
David A. Penry
(Brigham Young University)

WiLIS: Architectural Modelling of Wireless Systems197
Kermin Fleming, Man Cheuk Ng, Sam Gross, Arvind
(MIT)

Detecting Race Conditions in Asynchronous DMA Operations with Full-System Simulation.....207
Michael Kistler, Daniel Brokenshire
(IBM)

**Mechanistic-Empirical Processor Performance Modeling for
Constructing CPI Stacks on Real Hardware216**
Stijn Eyerman, Kenneth Hoste, Lieven Eeckhout
(Ghent University)

Session 6: Power and Reliability

Power Signature Analysis of the SPECpower_ssj2008 Benchmark.....	227
<i>Chunghsing Hsu, Stephen W. Poole</i> (ORNL)	
Analyzing Throughput of GPGPUs Exploiting Within-Die Core-to-Core Frequency Variation.....	237
<i>Jung Seob Lee, Nam Sung Kim</i> (University of Wisconsin, Madison)	
Universal Rules Guided Design Parameter Selection for Soft Error Resilient Processors	247
<i>Lide Duan, Ying Zhang, Bin Li, Lu Peng</i> (LSU)	
A Dynamic Energy Management in Multi-Tier Data Centers	257
<i>Seung-Hwan Lim, Bikash Sharma, Byung Chul Tak, Chita R. Das</i> (The Pennsylvania State University)	
Author Index.....	267