

# **2011 IEEE 14th International Symposium on Design and Diagnostics of Electronic Circuits & Systems**

**(DDECS 2011)**

**Cottbus, Germany  
13-15 April 2011**



**IEEE Catalog Number: CFP11DDE-PRT  
ISBN: 978-1-4244-9755-3**

# Table of Contents

## Keynote Talks

---

<b>Design Technology and the Cloud</b>	<b>1</b>
<i>Raul Camposano</i>	
<b>Cost Effective Scaling to 22nm and Below Technology Nodes</b>	<b>2</b>
<i>Andrzej J. Strojwas</i>	
<b>Future of EDA: Usual Suspect or Silent Hero for Successful Semiconductor Business?</b>	<b>3</b>
<i>Jürgen Alt</i>	

## Embedded Tutorials

---

<b>SiGe BiCMOS Platform – Baseline Technology for More than Moore Process Module Integration</b>	<b>4</b>
<i>Bernd Tillack</i>	
<b>Testing and Design-for-Testability Solutions for 3D Integrated Circuits</b>	<b>5</b>
<i>Krishnendu Chakrabarty</i>	
<b>Introduction to the SystemC AMS Extension standard</b>	<b>6</b>
<i>Karsten Einwich</i>	
<b>Small Scale Energy Harvesting – Principles, Practices and Future Trends</b>	<b>9</b>
<i>Dong S. Ha</i>	

## Session 1A: System Design I

---

<b>Conversion and Interfacing Techniques for Asynchronous Circuits</b>	<b>11</b>
<i>Markus Ferringer</i>	
<b>A System-Level Platform for Dependability Enhancement and its Analysis for Mixed-Signal SoCs</b>	<b>17</b>
<i>Muhammad A. Khan, Hans G. Kerkhoff</i>	
<b>Dual Use of Power Lines for Data Communications in Microprocessors</b>	<b>23</b>
<i>Vipul Chawla, Dong Sam Ha</i>	

## Session 1B: Mixed-Signal Design & Test

---

<b>PVT Tolerant LC-VCO in 90 nm CMOS Technology for GPS/Galileo Applications</b>	<b>29</b>
<i>Krzysztof Siwiec, Tomasz Borejko, Witold A. Pleskacz</i>	
<b>Design-for-Test Method for High-Speed ADCs: Behavioral Description and Optimization</b>	<b>35</b>
<i>Yolanda Lechuga, Roman Mozuelos, Mar Martinez, Salvador Bracho</i>	
<b>High Performance Adaptive Sensor Interface Design Through Model Based Estimation of Analog Non-Idealities</b>	<b>41</b>
<i>Sumit Adhikari, Muhammad Farooq, Jan Haase, Christoph Grimm</i>	

## Session 2A: IP Design & Verification

---

<b>Cost-Efficient 130nm TSMC Forward Transform and Quantization for H.264/AVC Encoders</b>	<b>47</b>
<i>Xuan-Tu Tran, Van-Huan Tran</i>	
<b>Towards an unified IP verification and robustness analysis platform</b>	<b>53</b>
<i>David Hély, Vincent Berouille, Feng Lu, José Ramon Oya Garcia</i>	
<b>An example of DISPLAY-CTRL IP Component verification in SCE-MI based emulation platform</b>	<b>59</b>
<i>Włodzimierz Wrona, Lukasz Barcik, Paweł Duc, Wojciech Pietrasina</i>	

## Session 2B: Analog Design & Test

---

<b>An Analog Perspective on Device Reliability in 32nm High-<math>\kappa</math> Metal Gate Technology</b>	<b>65</b>
<i>Florian Raoul Chouard, Shailesh More, Michael Fulde, Doris Schmitt-Landsiedel</i>	
<b>Increasing the Efficiency of Analog OBIST Using On-Chip Compensation of Technology Variations</b>	<b>71</b>
<i>Daniel Arbet, Juraj Brenkuš, Gábor Gyepes, Viera Stopjaková</i>	
<b>A Resistorless Current Reference Source for 65 nm CMOS Technology with Low Sensitivity to Process, Supply Voltage and Temperature Variations</b>	<b>75</b>
<i>Michał Łukaszewicz, Tomasz Borejko, Witold A. Pleskacz</i>	

## Session 3A: Fault Diagnosis

---

<b>Defect-Oriented Module-Level Fault Diagnosis in Digital Circuits</b>	<b>81</b>
<i>Sergei Kostin, Raimund Ubar, Jaan Raik</i>	
<b>Efficient Diagnostics Algorithms for Regular Computing Structures</b>	<b>87</b>
<i>Miroslav Mánik, Elena Gramatová</i>	
<b>SAT-based Analysis of Sensitisable Paths</b>	<b>93</b>
<i>Matthias Sauer, Alexander Czutro, Tobias Schubert, Stefan Hillebrecht, Ilia Polian, Bernd Becker</i>	
<b>Wireless Wafer-Level Testing of Integrated Circuits via Capacitively-Coupled Channels</b>	<b>99</b>
<i>Dae Young Lee, David D. Wentzloff, John P. Hayes</i>	

## Session 3B: Physical Design & Test

---

<b>Optimal Number and Placement of Through Silicon Vias in 3D Network-on-Chip</b>	<b>105</b>
<i>Thomas Canhao Xu, Pasi Liljeberg, Hannu Tenhunen</i>	
<b>Decoupling Capacitance Boosting for On-Chip Resonant Supply Noise Reduction</b>	<b>111</b>
<i>Jinmyoung Kim, Toru Nakura, Hidehiro Takata, Koichiro Ishibashi, Makoto Ikeda, Kunihiro Asada</i>	
<b>An All-Digital On-Chip PMOS and NMOS Process Variability Monitor Utilizing Shared Buffer Ring and Ring Oscillator</b>	<b>115</b>
<i>Tetsuya Iizuka, Kunihiro Asada</i>	
<b>Low-complexity integrated circuit aging monitor</b>	<b>121</b>
<i>Aleksandar Simevski, Rolf Kraemer, Milos Krstic</i>	

<b>A 5Gb/s Equalizer for USB 3.0 Receiver in 65 nm CMOS Technology</b> <i>Jakub Kopański, Witold A. Pleskacz, Dariusz Pienkowski</i>	<b>131</b>
<b>Fault Tolerance of SRAM-based FPGA Via Configuration Frames</b> <i>Farid Lahrach, Abderrahim Doumar, Eric Châtelet</i>	<b>139</b>
<b>A New Hierarchical Built-In Self-Test with On-Chip Diagnosis for VLIW Processors</b> <i>Markus Ulbricht, Mario Schölzel, Tobias Koal, Heinrich Theodor Vierhaus</i>	<b>143</b>
<b>A Chaos-Based Pseudo-Random Bit Generator Implemented in FPGA Device</b> <i>Paweł Dąbal, Ryszard Pelka</i>	<b>151</b>
<b>Software Defined Radio - Design and implementation of complete platform</b> <i>Paweł Pawłowski, Adam Dąbrowski, Piotr Skrzypek, Piotr Roszak, Andrzej Palejko, Tomasz Walenciak, Mateusz Mor</i>	<b>155</b>
<b>Influence of Parasitic Memory Effect on Single-Cell Faults in SRAMs</b> <i>Sandra Irobi, Zaid Al-Ars, Saïd Hamdioui, Michel Renovell</i>	<b>159</b>
<b>Behavioral Model of TRNG Based on Oscillator Rings Implemented in FPGA</b> <i>Knut Wold, Slobodan Petrovic</i>	<b>163</b>
<b>Hybrid Simulation Environment for Rapid MSP430 System Design Test and Validation using MSPsim and SystemC</b> <i>Oliver Stecklina, Frank Vater, Thomas Basmer, Erik Bergmann, Hannes Menzel</i>	<b>167</b>
<b>Indirect Detection of Clock Skew Induced Hold-Time Violations on Functional Paths Using Scan Shift Operations</b> <i>Tsuyoshi Iwagaki, Kewal K. Saluja</i>	<b>175</b>
<b>Decomposition of Multi-output Logic Function in Reed-Muller Spectral Domain</b> <i>Stefan Kolodziński, Edward Hryniewicz</i>	<b>179</b>

## Session 4A: Power Aware Design

---

<b>Functional Enhancements of TMR for Power Efficient and Error Resilient ASIC Designs</b>	<b>183</b>
<i>Hagen Sämrow, Claas Cornelius, Philipp Gorski, Jakob Salzmänn, Andreas Tockhorn, Dirk Timmermann</i>	
<b>A Study of Path Delay Variations in the Presence of Uncorrelated Power and Ground Supply Noise</b>	<b>189</b>
<i>Aida Todri, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel</i>	
<b>Muller C-elements based on Minority-3 Functions for Ultra Low Voltage Supplies</b>	<b>195</b>
<i>Hans Kristian Otnes Berge, Amir Hasanbegovic, Snorre Aunet</i>	
<b>Power Consumption Traces Realignment to Improve Differential Power Analysis</b>	<b>201</b>
<i>Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre, Miroslav Valka, Denis Real</i>	

## Session 4B: Fault Tolerance and Reliability

---

<b>Fault Injection Analysis of Transient Faults in Clustered VLIW Processors</b>	<b>207</b>
<i>Luca Sterpone, Davide Sabena, Salvatore Campagna, Matteo Sonza Reorda</i>	
<b>Implementation of Selective Fault Tolerance with Conventional Synthesis Tools</b>	<b>213</b>
<i>Michael Augustin, Michael Gössel, Rolf Kraemer</i>	
<b>Optimal Spare Utilization for Reliability and Mean Lifetime Improvement of Logic Built-In Self-Repair</b>	<b>219</b>
<i>Tobias Koal, Heinrich Theodor Vierhaus</i>	
<b>An Architecture and an FPGA Prototype of a Reliable Processor Pipeline Towards Multiple Soft- and Timing Errors</b>	<b>225</b>
<i>Abdelmajid Bouajila, Johannes Zeppenfeld, Walter Stechele, Andreas Herkersdorf</i>	

## Session 5A: Hardware/Software Co-Design

---

<b>Hardware Architecture for Packet Classification with Prefix Coloring</b>	<b>231</b>
<i>Viktor Puš, Michal Kajan, Jan Kořenek</i>	
<b>Communication Modelling and Synthesis for NoC-based Systems with Real-time Constraints</b>	<b>237</b>
<i>Mihkel Tagel, Peeter Ellervee, Thomas Hollstein, Gert Jervan</i>	
<b>Optimization of Message Encryption for Distributed Embedded Systems with Real-Time Constraints</b>	<b>243</b>
<i>Ke Jiang, Petru Eles, Zebo Peng</i>	

## Session 5B: Nano-Technology Problems and Solutions

---

<b>Manufacturing Variability Analysis in Carbon Nanotube Technology: a comparison with bulk CMOS in 6T SRAM scenario</b>	<b>249</b>
<i>Carmen Garcia, Antonio Rubio</i>	
<b>Characterization of Digital Cells for Statistical Test</b>	<b>255</b>
<i>Fabian Hopsch, Michael Lindig, Bernd Straube, Wolfgang Vermeiren</i>	
<b>A Variation-Aware Adaptive Voltage Scaling Technique based on In-Situ Delay Monitoring</b>	<b>261</b>
<i>Martin Wirnshofer, Leonhard Heiß, Georg Georgakos, Doris Schmitt-Landsiedel</i>	

## Poster Session II

---

<b>Receiver OEIC Using a Bipolar Translinear Loop</b>	<b>267</b>
<i>Artur Marchlewski, Horst Zimmermann, Ingrid Jonak-Auer, Ewald Wachmann</i>	
<b>DODT: Increasing Requirements Formalism using Domain Ontologies for Improved Embedded Systems Development</b>	<b>271</b>
<i>Stefan Farfeleder, Thomas Moser, Andreas Krall, Tor Stålhane, Herbert Zojer, Christian Panis</i>	
<b>Abstract Modeling and Simulation Based Selective Estimation</b>	<b>275</b>
<i>Yaseen Zaidi, Sumit Adhikari, Christoph Grimm</i>	
<b>Fast Just-In-Time Translated Simulator for ASIP Design</b>	<b>279</b>
<i>Zdeněk Přikryl, Jakub Křoustek, Tomáš Hruška, Dušan Kolář</i>	
<b>CAD Tool for PLL Design</b>	<b>283</b>
<i>Krzysztof Siwiec, Tomasz Borejko, Witold A. Pleskacz</i>	
<b>Verification of JPEG2000 encoder based on rate and distortion curve analysis</b>	<b>289</b>
<i>Damian Modrzyk, Michał Staworko</i>	
<b>Failure Probability of SRAM-FPGA Systems with Stochastic Activity Networks</b>	<b>293</b>
<i>Cinzia Bernardeschi, Luca Cassano, Andrea Domenici</i>	
<b>Improving Performance of Robust Self Adaptive Caches by Optimizing the Switching Algorithm</b>	<b>297</b>
<i>Liviu Agnola, Mircea Vlăduțiu, Mihai Udrescu, Lucian Prodan</i>	
<b>Sample synchronization of multiple multiplexed DA and AD converters in FPGAs</b>	<b>301</b>
<i>Thilo Ohlemueller, Markus Petri</i>	
<b>Hardware efficient design of Variable Length FFT Processor</b>	<b>309</b>
<i>Vinay Gautam, Kailash Chandra Ray, Pauline Haddow</i>	

## Session 6A: System Design II

---

<b>High-performance Hardware Accelerators for Sorting and Managing Priorities</b>	<b>313</b>
<i>Valery Sklyarov, Iouliia Skliarova, Dmitri Mihhailov, Alexander Sudnitson</i>	
<b>Precise IPv4/IPv6 Packet Generator Based on NetCOPE Platform</b>	<b>319</b>
<i>Jiří Matoušek, Pavol Korček</i>	
<b>Effective Hash-based IPv6 Longest Prefix Match</b>	<b>325</b>
<i>Jiří Tobola, Jan Kořenek</i>	

## Session 6B: 3D Design & Optimisation

---

<b>Stacking Order Impact on Overall 3D Die-to-Wafer Stacked-IC Cost</b>	<b>335</b>
<i>Mottaqiallah Taouil, Said Hamdioui</i>	
<b>A Memetic Algorithm for Computing 3D Capacitance in Multiconductor VLSI Circuits</b>	<b>341</b>
<i>Yiorgos I. Bontzios, Michael G. Dimopoulos, Alkis A. Hatzopoulos</i>	

## Session 7A: Memory Design and Test

---

<b>Optimized Embedded Memory Diagnosis</b>	<b>347</b>
<i>Mauricio de Carvalho, Paolo Bernardi, Matteo Sonza Reorda, Nicola Campanelli, Tamas Kerekes, Davide Appello, Mario Barone, Vincenzo Tancorre, Marco Terzi</i>	
<b>Optimized March Test Flow for Detecting Memory Faults in SRAM Devices Under Bit Line Coupling</b>	<b>353</b>
<i>Leonardo Bonet Zordan, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Nabil Badereddine</i>	
<b>On Using a SPICE-like TSTAC™ eFlash Model for Design and Test</b>	<b>359</b>
<i>Pierre-Didier Mauroux, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Benoit Godard, Gilles Festes, Laurent Vachez</i>	
<b>Statistical Analysis of 6T SRAM Data Retention Voltage under Process Variation</b>	<b>365</b>
<i>Elena Ioana Vatajelu, Joan Figueras</i>	

## Session 7B: Logic Design and Test

---

<b>Decreasing Test Time by Scan Chain Reorganization</b>	<b>371</b>
<i>Pavel Bartos, Zdenek Kotásek, Jan Dohnal</i>	
<b>Max-Fill: A Method to Generate High Quality Delay Tests</b>	<b>375</b>
<i>Xiaoxin Fan, Sudhakar M. Reddy, Irith Pomeranz</i>	
<b>Measurement Point Selection for In-Operation Wear-Out Monitoring</b>	<b>381</b>
<i>Urban Ingelsson, Shih-Yen Chang, Erik Larsson</i>	
<b>Test Vector Overlapping Based Compression Tool for Narrow Test Access Mechanism</b>	<b>387</b>
<i>Jiří Jeníček, Martin Rozkovec, Ondřej Novák</i>	

## Poster Session III

---

<b>A 20 pJ/b (10 <math>\mu</math>W) Digital Receiver based on a new Modulation (SAS) for Retinal Prosthesis Application</b>	<b>393</b>
<i>Farhad Goodarzy, E. Skafidas</i>	
<b>Comparison of iddt test efficiency in covering opens in SRAMs realised in two different technologies</b>	<b>395</b>
<i>Gabor Gyepes, Juraj Brenkuš, Daniel Arbet, Viera Stopjaková</i>	
<b>Advanced Fault Tolerant Bus for Multicore System Implemented in FPGA</b>	<b>397</b>
<i>Martin Straka, Jan Kastil, Jaroslav Novotny, Zdenek Kotasek</i>	
<b>Validation and Optimization of TMR Protections for Circuits in Radiation Environments</b>	<b>399</b>
<i>Oscar Ruano, Juan Antonio Maestro, Pedro Reviriego</i>	
<b>Reduction of FPGA Resources for Regular Expression Matching by Relation Similarity</b>	<b>401</b>
<i>Vlastimil Košar, Jan Kořenek</i>	
<b>Low-Power Quadrature VCO Design for Medical Implant Communication Service</b>	<b>403</b>
<i>Jeong Ki Kim, Jinoon Jeong, Dong Sam Ha, Hyung-soo Lee</i>	
<b>Current Sensing Methodology for Completion Detection in Self-timed Systems</b>	<b>405</b>
<i>Lukás Nagy, Viera Stopjaková</i>	
<b>A Wireless ECG Sensor Node Based on Huffman Data Encoder</b>	<b>411</b>
<i>Uroš Pešović, Siniša Randić, Zoran Stamenković</i>	
<b>Advanced Rectifier and Driver for Analog VU Meter</b>	<b>413</b>
<i>Martin Pospisilik, Milan Adamek</i>	

## Session 8A: Verification

---

<b>Automatic Property Generation for the Formal Verification of Bus Bridges</b>	<b>417</b>
<i>Mathias Soeken, Ulrich Kühne, Martin Freibothe, Görschwin Fey, Rolf Drechsler</i>	
<b>Probabilistic Equivalence Checking Based on High-Level Decision Diagrams</b>	<b>423</b>
<i>Anton Karputkin, Raimund Ubar, Mati Tombak, Jaan Raik</i>	
<b>Proof Certificates and Non-linear Arithmetic Constraints</b>	<b>429</b>
<i>Stefan Kupferschmid, Bernd Becker, Tino Teige, Martin Fränzle</i>	
<b>TLM Protocol Compliance Checking at the Electronic System Level</b>	<b>435</b>
<i>Mohamed Bawadekji, Daniel Große, Rolf Drechsler</i>	

## Session 8B: Reconfigurable Systems

---

<b>Error Recovery Technique for Coarse-Grained Reconfigurable Architectures</b>	<b>441</b>
<i>Muhammad Moazam Azeem, Stanislaw J. Piestrak, Olivier Sentieys, Sebastien Pillement</i>	
<b>Behavior of CMOS Polymorphic Circuits in High Temperature Environment</b>	<b>447</b>
<i>Richard Ruzicka, Vaclav Simek, Lukas Sekanina</i>	
<b>Dynamic Placement Applications into Self Adaptive Network on FPGA</b>	<b>453</b>
<i>Petr Honzík, Jiří Kadlec</i>	
<b>Minimal Physical Resource Allocation of Pi-Calculus Schedules to Dynamically Reconfigurable Platforms</b>	<b>457</b>
<i>André Seffrin, Sorin A. Huss</i>	
<b>Author Index</b>	<b>463</b>