

# **2011 International Symposium on VLSI Technology, Systems and Application**

**(VLSI-TSA 2011)**

**Hsinchu, Taiwan  
25 – 27 April 2011**



**IEEE Catalog Number: CFP11846-PRT  
ISBN: 978-1-4244-8493-5**

# TABLE of CONTENT

## PLENARY SESSION

<b>K1</b>	<b>CMOS Scaling for the 22nm Node and Beyond: Device Physics and Technology</b>	
	Kelin J. Kuhn .....	2
<b>K2</b>	<b>Challenges of Future Silicon IC Technology</b>	
	Shang-Yi Chiang .....	4
<b>K3</b>	<b>Automotive MEMS Sensors: Trends and Applications</b>	
	Jiri Marek .....	5

## SESSION 1: C-based Nanoelectronics (all invited talks)

<b>T11</b>	<b>Carbon Electronics – From Material Synthesis to Circuit Demonstration</b>	
	Hong-Yu Chen, Nishant Patil, Albert Lin, Lan Wei, Cara Beasley, Jie Zhang, Xiangyu Chen, Hai Wei, Luckshitha S. Liyanage, Max M. Shulaker, Subhasish Mitra and H.-S. Philip Wong .....	8
<b>T12</b>	<b>Carbon Nanotubes for VLSI: Interconnect and Transistor Applications</b>	
	Y. Awano, S. Sato, M. Nihei, T. Sakai, Y. Ohno and T. Mizutani .....	10
<b>T13</b>	<b>Post Si CMOS Graphene Nanoelectronics</b>	
	Chun-Yung (C.Y.) Sung .....	12
<b>T14</b>	<b>Toward Carbon Based Quantum Electronics: Quantum Transport in Graphene Hetero-junctions</b>	
	Philip Kim and Andrea Young .....	14
<b>T15</b>	<b>Graphene Transistors 2011</b>	
	Frank Schwierz .....	16

## SESSION 2: Advanced Devices

<b>T21</b>	<b>Advanced CMOS Technologies using III-V/Ge Channels (Invited)</b>	
	Shinichi Takagi and Mitsuru Takenaka .....	20
<b>T22</b>	<b>Bias Temperature Instability (BTI) Characteristics of Graphene Field-Effect Transistors</b>	
	Bin Liu, Mingchu Yang, Chunlei Zhan, Yue Yang and Yee-Chia Yeo .....	22
<b>T23</b>	<b>Impacts of Gap Thickness Scaling on Thin-Film Transistors with Suspended Nanowire Channels</b>	
	Chia-Hao Kuo, Chia-Wei Hsu, Hsing-Hui Hsu, Horng-Chih Lin and Tiao-Yuan Huang .....	24
<b>T24</b>	<b>In<sub>0.7</sub>Ga<sub>0.3</sub>As Channel n-MOSFETs with a Novel Self-Aligned Ni-InGaAs Contact formed using a Salicide-like Metallization Process</b>	
	Xingui Zhang, Huaxin Guo, Xiao Gong, Qian Zhou, Hau-Yu Lin, You-Ru Lin, Chih-Hsin Ko, Clement H. Wann and Yee-Chia Yeo .....	26
<b>T25</b>	<b>Detailed High-k/In<sub>0.53</sub>Ga<sub>0.47</sub>As Interface Understanding to Enable Improved In<sub>0.53</sub>Ga<sub>0.47</sub>As Gate Stack Quality</b>	
	J. Huang, N. Goel, P. Lysaght, D. Veksler, P. Nagaiah, S. Oktyabrsky, J. Price, H. Zhao, Y.T. Chen, J. C. Lee, J. C. Woicik, P. Majhi, P. D. Kirsch and R. Jammy .....	28

<b>T26</b>	<b>Beneficial Effects of Quantum Confinement on Ge and InGaAs Ultra-Thin-Body NMOSFETs</b>	
	Yu-Sheng Wu, Hsin-Yuan Hsieh, Vita Pi-Ho Hu and Pin Su .....	30
<b>T27</b>	<b>Leakage-Delay Analysis of Ultra-Thin-Body GeOI Devices and Logic Circuits</b>	
	Vita Pi-Ho Hu, Ming-Long Fan, Pin Su and Ching-Te Chuang .....	32
<b>T28</b>	<b>Disturb-Free Independently-Controlled-Gate 7T FinFET SRAM Cell</b>	
	Yin-Nien Chen, Chien-Yu Hsieh, Ming-Long Fan, Vita Pi-Ho Hu, Pin Su and Ching-Te Chuang .....	34

### SESSION 3: Emerging Technologies

<b>T31</b>	<b>A Study on Abrupt Switching Phenomena of Independent Double-Gated Poly-Si Nanowire Transistors under Cryogenic Operation</b>	
	Zerming Lin, Wei-Chen Chen, Horng-Chih Lin and Tiao-Yuan Huang .....	38
<b>T32</b>	<b>Self-Aligned Back-Gated Suspended Body Single-Walled Carbon Nanotube Field-Effect-Transistors Fabricated by High-Precision Positioning Method</b>	
	Ji Cao and Adrian M. Ionescu .....	40
<b>T33</b>	<b>Variability and Feasibility of CVD Graphene Interconnect</b>	
	C.G. Kang, S.K. Lee, Y.G. Lee, H.J. Hwang, C.H. Cho, J.S. Heo, H.J. Chung, H.J. Yang, S.E. Seo and B. H. Lee .....	42
<b>T34</b>	<b>A Systematic Study of I/O Device Designs for TSV-based 3D Chip Stacking</b>	
	C. Y. Kang, H-K Park, P. Singh, L. Smith, S. Arkalgud, P. D. Kirsch and R. Jammy .....	44
<b>T35</b>	<b>High Density Bump-less Cu-Cu Bonding with Enhanced Quality Achieved by Pre-bonding Temporary Passivation for 3D Wafer Stacking</b>	
	L. Peng, H.Y. Li, D.F. Lim, G.Q. Lo, D.L. Kwong and C. S. Tan .....	46
<b>T36</b>	<b>A Novel Integrated Process for Polymer Photovoltaic micro-Power Cell and Polymer Thin film Transistors on Flexible Substrate</b>	
	Hsing-Wang Tsai, Zingway Pei, Ting-Hsiang Huang, Yi-Jen Chan, Pei-Wen Li and Je-Ping Hu .....	48
<b>T37</b>	<b>Copper Interconnect Technology for the 22nm Node (Invited)</b>	
	Jeff Gambino .....	50

### SESSION 4: PCM/SpinRAM/DRAM/RRAM

<b>T41</b>	<b>Chances and Challenges of Emerging Memories for DRAM Application (Invited)</b>	
	Sungwoong Chung .....	54
<b>T42</b>	<b>A New Sensing Scheme with High Signal Margin Suitable for Spin-Transfer Torque RAM</b>	
	Hiroki Koike and Tetsuo Endoh .....	56
<b>T43</b>	<b>A High-Performance Low-Power Highly Manufacturable Embedded DRAM Technology Using Backend Hi-K MIM Capacitor at 40nm Node and Beyond</b>	
	C Y. Chen, W.C. Chiang, C.Y. Shen, K.C. Tu, K.C. Tzeng, H.F. Lee, K.C. Huang, Y.S. Cheng, C.Y. Chang, H. C. Chu. C.J. Wang, C.S. Tsai, Cormac M. Oconnell, T.H. Hsieh, H.W. Chin, M.J. Wang, S.G. Wu, Sreedhar Natarajan and Luan C. Tran .....	58
<b>T44</b>	<b>Requirements of Bipolar Switching ReRAM for 1T1R Type High Density Memory Array</b>	
	Jaeyun Yi, Hyejung Choi, Seokpyo Song, Donghee Son, Sangkeum Lee, Jinwon Park, Wangee	

	Kim, Mingyu Sung, Sunghoon Lee, Jiwon Moon, Choidong Kim, Jungwoo Park, Moonsig Joo, JaeSung Roh, Sungki Park, Sung-Woong Chung, Jaegoan Jeong, Sung-Joo Hong and Sung-Wook Park .....	60
<b>T45</b>	<b>Novel Multi-Level PCRAM cell with Ta<sub>2</sub>O<sub>5</sub> Barrier Layer in between a Graded Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>3</sub> Stack</b> Ashvini Gyanathan, <sup>1</sup> and Yee-Chia Yeo .....	62
<b>T46</b>	<b>Forming-free Resistive Switching of TiO<sub>x</sub> Layers with Oxygen Injection Treatments</b> Chun-I Hsieh, Jui-Hsiu Jao, Wei-Chia Chen, Chang-Rong Wu and Neng-Tai Shih .....	64
<b>T47</b>	<b>Improvement of High-K Ta<sub>2</sub>O<sub>5</sub>-based Resistive Switching Memory using Ti Interfacial Layer</b> A. Prakash, S. Maikap, G. Chen, F. Chen, M.-J. Kao and M.-J. Tsai .....	66

## SESSION 5: FEOL

<b>T51</b>	<b>Study on Solid Phase Epitaxy formed Embedded SiC by Tilted Cluster Carbon Ion Implantation</b> S.-H. Dai, R. Liao, R.-M. Huang, L.-F. Chin, Y.-R. Liu, P. Kuo, C.-Y. Chen, K.-L. Chiu, C.-I. Li, C.-H. Tsai, C.-T. Tsai and C.-W. Liang .....	70
<b>T52</b>	<b>An Atomic Level Study of Multiple Co-Implantation Technology for 32nm and Beyond pMOSFETs Ultra-Shallow Junction</b> Yun-Ju Sun, Ya-Yun Cheng, Yin-Pin Wang, Tomonari Yamamoto, Chun-Fu Cheng, Shao-Hwang Sia, Yu-Chia Chang, Yueh-You Chen, Ching-Wei Tsai, Yi-Ming Sheu and Howard C.-H. Wang .....	72
<b>T53</b>	<b>New Tellurium Implant and Segregation for Contact Resistance Reduction and Single Metallic Silicide Technology for Independent Contact Resistance Optimization in n- and p-FinFETs</b> Shao-Ming Koh, Eugene Yu Jin Kong, Bin Liu, Chee-Mang Ng, Pan Liu, Zhi-Qiang Mo, Kam-Chew Leong, Ganesh S. Samudra and Yee-Chia Yeo .....	74
<b>T54</b>	<b>High Temperature Millisecond Silicide Anneal for Contact Resistivity &lt;math&gt; &lt; 10^{-8} \Omega\text{cm}^2 &lt;/math&gt;</b> W.-Y Loh, Y. R. Yang, P. Y. Hung, B. Sassman, C. Kenney, G. Bersuker, P. Majhi, P. D. Kirsch and R. Jammy .....	76
<b>T55</b>	<b>III-V Devices Featuring Si Transistor-like Process and Its Heterogeneous Integration on Si Substrate (Invited)</b> C.-H. Ko, C.-H. Wu, C.-C. Cheng, H.-Y. Lin, Y.-R. Lin and Clement H. Wann .....	78
<b>T56</b>	<b>Novel Damage-Free High-k Removal for sub-32nm Metal Gate/High-k LSTP CMOSFETs using Neutral Beam-Assisted Atomic Layer Etching</b> C. Y. Kang, C. Park <sup>1</sup> , B. J. Park, K.S. Min, G. Y. Yeom, P. D. Kirsch and R. Jammy .....	80
<b>T57</b>	<b>A New Interface Defect Spectroscopy Method</b> J.T. Ryan, L.C. Yu, J.H. Han, J.J Kopanski, K.P. Cheung, F. Zhang, C. Wang, J.P. Campbell, J.S. Suehle, V. Tilak and J. Fronheiser .....	82

## JOINT SESSION: Automotive Electronics

<b>JS1</b>	<b>Connected Vehicles in a Connected World (Invited)</b> Ching-Yao Chan .....	86
<b>JS2</b>	<b>Automotive Vision for Advanced Driver Assistance Systems (Invited)</b> Branislav Kisacanin .....	90

<b>JS3 Smart Power Technologies on SOI (Invited)</b>	
Piet Wessels .....	92
<b>JS4 High-performance SiC Power Devices and Modules with High Temperature Operation (Invited)</b>	
T. Nakamura, Y. Nakano, M. Sasagawa, T. Otsuka, M. Aketa and M. Miura .....	94

## SESSION 6: RRAM

<b>T61 Design Challenges for High Performance and Power Efficient Graphics and Mobile Memory Interfaces (Invited)</b>	
Jason Wei, Amir Amirkhany, Chuck Yuan, Brian Leibowitz, Yohan Frans and Nhat Nguyen .....	98
<b>T62 Voltage Driving or Current Driving: Which is Preferred for RRAM Programming?</b>	
Hangbing Lv, Wentai Lian, Shibing Long, Qi Liu, Yingtao Li, Wei Wang, Yan Wang, Sen Zhang and Ming Liu .....	100
<b>T63 IC Process Compatible Anodic Electrode Structures for Unipolar HfO<sub>x</sub>-based RRAM</b>	
W. S. Chen, Y. S. Chen, Y. Y. Hsu, S. Y. Yang, W. H. Liu, H. Y. Lee, P. Y. Gu, C. H. Tsai, S. M. Wang, P. S. Chen, Y. H. Wang, F. T. Chen and M.-J. Tsai .....	102
<b>T64 Low Power ReRAM with Fab-Friendly Materials through PVD Morphology and Stoichiometry Control</b>	
Yuichi Otani, David C. Gilmer, Hokyung Park, Ono Junko, Nobuo Yamaguchi, Takashi Nakagawa, Paul D. Kirsch and Raj Jammy .....	104
<b>T65 Characterization of Switching Parameters and Multilevel Capability in HfO<sub>x</sub>/AlO<sub>x</sub> Bi-layer RRAM Devices</b>	
Shimeng Yu, Yi Wu, Yang Chai, J. Provine and H.-S. Philip Wong .....	106
<b>T66 Impact of Compliance Current Overshoot on High Resistance State, Memory Performance, and Device Yield of HfO<sub>x</sub> Based Resistive Memory and Its Solution</b>	
Yu-Sheng Chen, Wen-Hsing Liu, Heng-Yuan Lee, Pang-Shiu Chen, Sum-Min Wang, Chen-Han Tsai, Yen-Ya Hsu, Pei-Yi Gu, Wei-Su Chen, Frederick Chen, Chen-Hsin Lien and Ming-Jinn Tsai...	108
<b>T67 Physical Mechanism of HfO<sub>2</sub>-based Bipolar Resistive Random Access Memory</b>	
Huan-Lin Chang, Hsuan-Chih Li, C. W. Liu, F. Chen and M.-J. Tsai .....	110

## SESSION 7: Devices

<b>T71 UTBOX and Ground Plane Combined with Al<sub>2</sub>O<sub>3</sub> Inserted in TiN Gate for V<sub>T</sub> Modulation in Fully-depleted SOI CMOS Transistors</b>	
C.Fenouillet-Beranger, P. Perreau, M. Cassé, X. Garros, C. Leroux, F. Martin, R. Gassilloud, A. Bajolet, L. Tosti, S. Barnola, F. Andrieu, O. Weber, R. Beneyton, C. Perrot, C. de Buttet, F. Abbate, B. Pernet, Y. Campidelli, L. Pinzelli, P. Gouraud, J.L. Huguenin, C. Borowiak, S. Peru, L. Clement, R. Pantel, K.K. Bourdelle, B.Y. Nguyen, F. Boedt, S. Denorme, O. Faynot, T.Skotnicki and F. Boeuf .....	114
<b>T72 On the Origin of the Mobility Reduction in Bulk-Si, UTBOX-FDSOI and SiGe Devices with Ultrathin-EOT Dielectrics</b>	
L.-Å. Ragnarsson, J. Mitard, T. Kauerauf, A. De Keersgieter, T. Schram, E. Röhr, N. Collaert,	

	M. Jurczak, S.-H. Hong <sup>1a</sup> , J. Tseng <sup>1b</sup> , W.-E. Wang, L. Trojman, K.K. Bourdelle, B.-Y. Nguyen, P. Absil and T. Y. Hoffmann .....	116
<b>T73</b>	<b>Influence of NiSi on Parasitic Resistance Fluctuation of FinFETs</b> T. Matsukawa, Y.X. Liu, K. Endo, J. Tsukada, Y. Ishikawa, H. Yamauchi, S. O'uchi, K. Sakamoto and M. Masahara .....	118
<b>T74</b>	<b>Experimental Determination of the Transport Parameters in High Performance Dopant-Segregated Schottky-Barrier MOSFETs</b> X. S. Cheng, E. R. Hsieh, Steve S. Chung, C. H. Tsai, T. L. Tsai, W. T. Chiang, C. T. Tsai and C. W. Liang .....	120
<b>T75</b>	<b>CMOS Nanoelectronics at the Time of Diversifications (Invited)</b> Simon Deleonibus .....	122
<b>T76</b>	<b>BSIM-CG: A Compact Model of Cylindrical Gate/Nanowire MOSFETs for Circuit Simulations</b> Sriramkumar V., Darsen D. Lu, Tanvir H. Morshed, Yukiya Kawakami, Peter M. Lee, Ali M. Niknejad and Chenming Hu .....	124
<b>T77</b>	<b>FDSOI Radiation Dosimeters</b> Jeng-Bang Yau, Michael S. Gordon, Kenneth P. Rodbell, Steven J. Koester, Patrick W. DeHaven, Dae-Gyu Park and Wilfried E. Haensch .....	126

## SESSION 8: Advanced Manufacturing Technology (all invited talks)

<b>T81</b>	<b>Extending Planar Device Roadmap Beyond Node 20nm Through Ultra Thin Body Technology</b> Christophe Maleville .....	130
<b>T82</b>	<b>An Assessment of Patterning Options for 15nm Half-Pitch</b> Chris Bencher .....	134
<b>T83</b>	<b>The Important Challenge to Optimize the Double Patterning Process toward 22nm Node and Beyond</b> Hidetami Yaegashi .....	136
<b>T84</b>	<b>EUV Lithography Introduction at Chipmakers</b> Christian Wagner, Jose Bacelar, Noreen Harned, Erik Loopstra, Stef Hendriks, Ivo de Jong, Peter Kuerz, Leon Levasier, Mark van de Kerkhof, Martin Lowisch, Hans Meiling, David Ockwell, Rudy Peeters, Eelco van Setten, Judon Stoeldraijer Stuart Young, John Zimmerman, Ron Kool and Alek Chen .....	139
<b>T85</b>	<b>Cost Effective Scaling to 22nm and Below Technology Nodes</b> Andrzej Strojwas .....	141

## SESSION 9: Flash

<b>T91</b>	<b>Physical IP and Advanced SOI Design for 22nm SOI Technology (Invited)</b> Jean-Luc Pelloie, Selma Laabidi, Kenza Charafeddine and Yves Laplanche .....	144
<b>T92</b>	<b>Effect of Junction Engineering for 38nm BE-SONOS Charge-Trapping NAND Flash Device</b> Kuo-Pin Chang, Hang-Ting Lue, Yi-Hsuan Hsiao, Kuang-Yeu Hsieh and Chih-Yuan Lu .....	146

<b>T93</b>	<b>Study of Defects in Al<sub>2</sub>O<sub>3</sub> Blocking Layers of TANOS Memories by Atomistic Simulation, Electrical Characterization and Physico-Chemical Material Analyses</b>	
	L. Masoero, G. Molas, P. Blaise, J. P. Colonna, E. Vianello, L. Selmi, A. M. Papon, D. Lafond, F. Martin, M. Gély, C. Licitra, J. P. Barnes, G. Ghibaud and B. De Salvo .....	148
<b>T94</b>	<b>Characterization of Junction Dosage Effect on NAND Arrays with Charge Pumping Method</b>	
	Chienying Lee, C. H. Lee, C. H. Cheng, L. H. Chong, K. F. Chen, Y. J. Chen, J. S. Huang, S. H. Ku, N. K. Zous, I. J. Huang, T. T. Han, M. S. Chen, W. P. Lu, K. C. Chen, Tahui Wang and Chih-Yuan Lu .....	150
<b>T95</b>	<b>New Design Method of the 3-Dimensional Vertical Stacked FG Type NAND Cell Arrays without the Interference Effect</b>	
	Moon-Sik Seo and Tetsuo Endoh .....	152
<b>T96</b>	<b>Junction-Less Stackable SONOS Memory Realized on Vertical-Si-Nanowire for 3-D Application</b>	
	Y. Sun, H.Y. Yu, N. Singh, T. T. Le, E. Gnani, G. Baccarani, K. C. Leong, G.Q. Lo and D. L. Kwong .....	154
<b>T97</b>	<b>A Novel Program Disturb Mechanism Through Erase Gate in a 110nm Sidewall Split-Gate Flash Memory Cell</b>	
	Hsin-Heng Wang, Chih-Wei Hung, Hui-Hung Kuo, Tassa Yang, Jim Huang, C. J. Hwang, Yung-Tao Lin, Tong-Chern Ong and Luan C. Tran .....	156
<b>T98</b>	<b>A Quantum Approach to Nanocrystal Nonvolatile Memory</b>	
	Pei-Yu Wang and Bing-Yue Tsui .....	158