

2011 IEEE 61st Electronic Components and Technology Conference

(ECTC 2011)

**Lake Buena Vista, Florida, USA
31 May – 3 June 2011**

Pages 1-721



**IEEE Catalog Number: CFP11ECT-PRT
ISBN: 978-1-61284-497-8**

TABLE OF CONTENTS

1: 3D Interconnections

Chairs: James E. Morris – Portland State University; and Gilles Poupon – CEA LETI - MINATEC

Chip-to-Wafer (C2W) 3D Integration with Well-Controlled Template Alignment and Wafer-Level Bonding	1
Qianwen Chen – Tsinghua University, Rensselaer Polytechnic Institute (RPI); Dingyou Zhang and James Jian-Qiang Lu – Rensselaer Polytechnic Institute (RPI); Zheyao Wang and Litan Liu – Tsinghua University	
Fluxless Bonding for Fine-Pitch and Low-Volume Solder 3-D Interconnections	7
K. Sakuma and H. Noma – IBM Corporation; K. Toriyama, K. Sueoka, and Y. Orii – IBM; N. Unami, J. Mizuno, and S. Shoji – Waseda University	
Development of Fluxless Chip-On-Wafer Bonding Process for 3DIC Chip Stacking with 30µm Pitch Lead-Free Solder Micro Bumps and Reliability Characterization	14
Chau-Jie Zhan, Jing-Ye Juang, Yu-Min Lin, Yu-Wei Huang, Kuo-Shu Kao, Tsung-Fu Yang, Su-Tsai Lu, John H. Lau, Tai-Hong Chen, Robert Lo, and M.J. Kao – Industrial Technology Research Institute (ITRI)	
Thermal Reliability of Fine Pitch Cu-Cu Bonding with Self-Assembled Monolayer (SAM) Passivation for Wafer-on-Wafer 3D-Stacking	22
L. Peng – Institute of Microelectronics, A*STAR, Nanyang Technological University; H.Y. Li, and S. Gao – Institute of Microelectronics, A*STAR; D.F. Lim and C.S. Tan – Nanyang Technological University	
High Density 20µm Pitch CuSn Microbump Process for High-End 3D Applications	27
J. De Vos, A. Jourdain, M.A. Erismis, W. Zhang, K. De Munck, A. La Manna, D.S. Tezcan, and P. Soussan – IMEC	
Homo/Heterogeneous Bonding of Cu, SiO₂, and Polyimide by Low Temperature Vapor-Assisted Surface Activation Method	32
Akitsu Shigetou – National Institute for Materials Science (NIMS); Tadatomo Suga – University of Tokyo	
High Resolution Acoustical Imaging of High-Density-Interconnects for 3D-Integration	37
Sebastian Brand and Matthias Petzold – Fraunhofer IWM; Peter Czurratis – PVA TePla Analytical Systems GmbH; Jason D. Reed, Matthew Lueck, Chris Gregory, Alan Huffman, John M. Lannon Jr., and Dorota S. Temple – RTI International	
2: Embedded and Wafer Level Packaging	
Chairs: Sam Karikalan – Broadcom Corporation; and S.W. Ricky Lee – Hong Kong University of Science and Technology	
Low Cost, Chip-Last Embedded ICs in Thin Organic Cores	43
Nitesh Kumbhat, Fuhua Liu, Venky Sundaram, and Rao Tummala – Georgia Institute of Technology; Georg Meyer-Berg – Georgia Institute of Technology, Infineon Technologies AG	
Through Mold Vias for Stacking of Mold Embedded Packages	48
T. Braun, K.-F. Becker, V. Bader, J. Bauer, K. Piefke, and R. Aschenbrenner – Fraunhofer IZM; S. Voges, T. Thomas, R. Kahle, R. Krüger, and K.-D. Lang – TU Berlin	
Embedded Package Wafer Bow Elimination Techniques	55
J. Thompson, G. Tepolt, L. Racz, A. Mueller, T. Langdo, D. Gauthier, and B. Smith – Charles Stark Draper Laboratory	
System in Wafer-Level Package Technology with RDL-First Process	59
Norikazu Motohashi, Takehiro Kimura, Kazuyuki Mineo, Yusuke Yamada, Tomohiro Nishiyama, Koujiro Shibuya, Hiroaki Kobayashi, Yoichiro Kurita, and Masaya Kawano – Renesas Electronics Corporation	
Lithography Technique to Reduce the Alignment Errors from Die Placement in Fan-Out Wafer Level Packaging Applications	65
Warren Flack, Robert Hsieh, Gareth Kenyon, Khiem Nguyen, and Manish Ranjan – Ultratech Inc.; Nuno Silva, Paulo Cardoso, and Eoin O Toole – Nanium S.A.; Rainer Leuschner, Werner Robl, and Thorsten Meyer – Infineon Technology AG	

Reliability Evaluation on Low-k Wafer Level Packages	71
Praveen Yadav, Shantanu Kalchuri, Beth Keser, Ricky Zang, Mark Schwarz, and Bill Stone – Qualcomm, Inc	
Process and Reliability Assessment of 200µm-Thin Embedded Wafer Level Packages (EMWLPs)	78
Hyoung Joon Kim, Ser Choong Chong, David Soon Wee Ho, Eric Woon Yik Yong, Chee Houe Khong, Calvin Wei Liang Teo, Daniel Moses Fernandez, Guan Kian Lau, Nagendra Sekhar Vasarla, Vincent Wen Sheng Lee, Srinivasa Rao Vempati, and Khan O.K. Navas – Institute of Microelectronics, A*STAR	
3: Lead Free Solder	
Chairs: Yoichi Taira – IBM Japan; and Mikel Miller – Draper Laboratory	
Minor Alloying Effects of Ni or Zn on Microstructure and Microhardness of Pb-Free Solders	84
Sun-Kyoung Seo and Moon Gi Cho – Samsung Electronics; Sung K. Kang – IBM T.J. Watson Research Center; Jaewon Chang and Hyuck Mo Lee – KAIST	
Solidification Processes in the Sn-Rich Part of the SnCu System	90
Iuliana Panchenko, Maik Mueller, and Klaus-Juergen Wolter – TU Dresden; Steffen Wiese – Saarland University; Sebastian Schindler – Fraunhofer Center for Silicon-Photovoltaics	
Diffusion Kinetics and Mechanical Behavior Lead-Free Microbump Solder Joints in 3D Packaging Applications	100
B.S.S. Chandra Rao – National University of Singapore, Institute of Microelectronics, A*STAR; V. Kripesh – Institute of Microelectronics, A*STAR; K.Y. Zeng – National University of Singapore	
Ni/Cu/Sn Bumping Scheme for Fine-Pitch Micro-Bump Connections	109
W. Zhang, B. Dimcic, P. Limaye, A.L. Manna, P. Soussan, and E. Beyne – IMEC	
Electromigration-Induced Accelerated Consumption of Cu Pad in Flip Chip Sn2.6Ag Solder Joints	114
W.J. Deng, K.L. Lin, and Y.T. Chiu – National Cheng Kung University; Y.S. Lai – Advanced Semiconductor Engineering, Inc.	
Bonding of Bi₂Te₃ Chips to Alumina Using Ag-In System for High Temperature Applications	118
Wen P. Lin and Chin C. Lee – University of California, Irvine	
Dependence of SnAgCu Solder Joint Properties on Solder Microstructure	125
B. Arfaei, T. Tashtoush, N. Kim, L. Wentlent, E. Cotts, and P. Borgesen – Binghamton University	
4: Metamaterials and Integrated Components	
Chairs: Rockwell Hsu – Wilinx Corporation; and Andrea Paganini – IBM Corporation	
Design Acceleration of Embedded RF Inductors on a Multilayer Flip Chip Package Substrate	133
Telesphor Kamgaing and Valluri Rao – Intel Corporation; Adel Elsherbini – University of Michigan	
Integrated Balun Bandpass Filter Design with an Optimal Common Mode Rejection Ratio	140
Chien-Hsun Chen, Chien-Hsiang Huang, and Tzzy-Sheng Horng – National Sun Yat-Sen University; Sung-Mao Wu – National University of Kaohsiung; Jian-Yu Li and Cheng-Chung Chen – Industrial Technology and Research Institute (ITRI); Chi-Tsung Chiu and Chih-Pin Hung – Advanced Semiconductor Engineering Inc.	
Design and Modeling Methodology of Embedded Passives Substrate in a Compact Wireless Connectivity Module	144
Chi-Tsung Chiu, Pao- Nan Lee, Chi-Han Chen, Yuan- Hung Lin, Yei- Shen Wu, Ying-Te Ou, and Chih-Jing Hsu – Advanced Semiconductor Engineering, Inc	
Chip-Package Electrical Interaction in Organic Packages with Embedded Actives	150
Nithya Sankaran, Hunter Chan, Madhavan Swaminathan, Venky Sundaram, and Rao Tummala – Georgia Institute of Technology; Telesphor Kamgaing and Vijay K. Nair – Intel Corporation	
An Investigation of Stiction in Poly-SiGe Micromirror	157
F.Z. Ling, J.P. Celis, and I. De Wolf – IMEC, KU Leuven; J. De Coster and A. Witvrouw – IMEC; R. Beernaert – Ghent University	
High Quality Factor RF Inductors Using Low Loss Conductor Featured with Skin Effect Suppression for Standard CMOS/BiCMOS	163
I. Iramnaaz, T. Sandoval, and Y. Zhuang – Wright State University; H. Schellevis – TU Delft; B. Rejaei – Sharif University of Technology	

A New Metamaterial Unit Cell for Compact Microstrip Circuit Designs	169
Nophadon Wiwatcharagoses, Kyoung Youl Park, and Prem Chahal – Michigan State University	
5: High-Speed Interconnects	
Chairs: Bruce Kim – The University of Alabama; and Madhavan Swaminathan – Georgia Institute of Technology	
System-Level Exhaustive Link Simulation Needed for PCB Co-Design	173
Kevin J. Buchs, Michael J. Degerstrom, Bart O. McCoy, Erik S. Daniel, and Barry K. Gilbert – Mayo Clinic	
Modeling and Characterization of High Speed Interfaces in Blade and Rack Servers Using Response Surface Model	183
Bhyrav Mutnury, Frank Paglia, Minchuan Wang, and Girish K. Singh – Dell Inc.; Antonio Ciccomancini Scogna – CST of America, Inc.	
A Study of the Roughness Propagation Effects in Waveguides with the Mode Matching Technique Combined with the Method of Moments	190
Ruihua Ding and Leung Tsang – University of Washington; Henning Braunsch – Intel Corporation	
Equivalent Model for Shielded Microstrip Transmission Lines over Lossy Layered Substrates	195
Sidharath Jain and Jiming Song – Iowa State University; Telesphor Kamgaing and Yidnekachew Mekonnen – Intel Corporation	
Active Crosstalk Cancellation for Next-Generation Single-Ended Memory Interfaces	202
John Wilson and Dan Oh – Rambus, Inc.	
Decision Feedback Equalizer (DFE) Behavioral Macro Model for Packaging System Eye Diagram Transient Simulations	209
Zhaoqing Chen – IBM Corporation	
Ultra-High I/O Density Glass/Silicon Interposers for High Bandwidth Smart Mobile Applications	217
Gokul Kumar, Tapobrata Bandyopadhyay, Vijay Sukumaran, Venky Sundaram, Sung Kyu Lim, and Rao Tummala – Georgia Institute of Technology	
6: Emerging Packaging	
Chairs: John Cunningham – Oracle; and Vasudeva P. Atluri – Renavitas Technologies	
A Novel MCM Package Enabling Proximity Communication I-O	224
I. Shubin, A. Chow, D. Popovich, H. Thacker, M. Giere, R. Hopkins, A.V. Krishnamoorthy, J.G. Mitchell, and J.E. Cunningham – Oracle	
MEMS Optical Acoustic Sensors Manufactured in Laminates	230
Yang Zhang, Jonas Tsai, G.P. Li, and Mark Bachman – University of California, Irvine	
Surface Engineering of Graphene for High Performance Supercapacitors	236
Ziyin Lin, Yan Liu, Yagang Yao, Owen J. Hildreth, Zhuo Li, Kyoungsik Moon, and Joshua C. Agar – Georgia Institute of Technology; Chingping Wong – Georgia Institute of Technology, Chinese University of Hong Kong	
Enhancement of Light Extraction Efficiency of Multi-Chips Light-Emitting Diode Array Packaging with Various Microstructure Arrays	242
Dan Wu, Kai Wang, and Sheng Liu – Huazhong University of Science & Technology (HUST), Wuhan National Laboratory for Optoelectronics	
Novel Anisotropic Conductive Adhesive for 3D Stacking and Lead-Free PCB Packaging—A Review	246
S. Manian Ramkumar – Rochester Institute of Technology; Hari Venugopalan and Kumar Khanna – SunRay Scientific	
Low Temperature Glass-Thin-Films for Use in Power Applications	255
Juergen Leib, Oliver Gyenge, Ulli Hansen, and Simon Maus – MSG Lithoglas AG; Karin Hauck, Ivan Ndip, and Michael Toepper – Fraunhofer IZM	
MEMS in Laminates	262
Mark Bachman and G.-P. Li – University of California, Irvine	

7: 3D Integration

Chairs: Rozalia Beica – Applied Materials; and John Knickerbocker – IBM Corporation

3D Chip Stacking with 50μm Pitch Lead-Free Micro-C4 Interconnections	268
J. Maria, B. Dang, S.L. Wright, C.K. Tsang, P. Andry, R. Polastre, Y. Liu, L. Wiggins, and J.U. Knickerbocker – IBM T.J. Watson Research Center	
Development of Super Thin TSV PoP	274
Seung Wook Yoon, Shariff Dzafir, Meenakshi Prashant, Pandi Chelvam Marimuthu, and Flynn Carson – STATS ChipPAC; Kazuo Ishibashi – Nokia Japan Co., Ltd.	
Design, Simulation and Process Optimization of AuInSn Low Temperature TLP Bonding for 3D IC Stacking	279
Ling Xie, Won Kyoung Choi, C.S. Premachandran, Cheryl S. Selvanayagam, Siong Chiew Ong, Ebin Liao, Ahmad Khairyanto, V.N. Sekhar, and Serene Thew – Institute of Microelectronics, A*STAR; Ke Wu Bai and Ying Zhi Zeng – Institute of High Performance Computing, A*STAR	
Advanced Reliability Study of TSV Interposers and Interconnects for the 28nm Technology FPGA	285
Bahareh Banijamali, Suresh Ramalingam, Kumar Nagarajan, and Raghu Chaware – Xilinx, Inc.	
A Study on Wafer Level Molding for Realizing 3-D Integration	291
C.S. Lee, E.K. Choi, U.B. Kang, M.O. Na, H.C. Kim, H.J. Song, J.S. Lee, M.S. Yoon, J.H. Hwang, T.J. Cho, and S.Y. Kang – Samsung Electronics Company, Ltd.	
Through Silicon Via Stacking & Numerical Characterization for Multi-Die Interconnections Using Full Array & Very Fine Pitch Micro C4 Bumps	296
K.Y. Au, J.D. Beleran, Y.B. Yang, Y.F. Zhang, S.L. Kriangsak, P.L. Ong Wilson, Y.S. Koh Drake, C.H. Toh, and C. Surasit – United Test and Assembly Center Ltd. (UTAC)	
Process Integration and Reliability Test for 3D Chip Stacking with Thin Wafer Handling Technology	304
H.H. Chang – Industrial Technology Research Institute (ITRI), National Tsing Hua University; J.H. Huang, C.W. Chiang, Z.C. Hsiao, H.C. Fu, C.H. Chien, Y.H. Chen, and W.C. Lo – Industrial Technology Research Institute (ITRI); K.N. Chiang – National Tsing Hua University	
8: Electromigration	
Chairs: Li Li – Cisco Systems, Inc.; and Voya Markovich – Endicott Interconnect Technologies, Inc.	
Outperformance of Cu Pillar Flip Chip Bumps in Electromigration Testing	312
Riet Labie, Tomas Webers, Christophe Winters, Vladimir Cherman, Eric Beyne, and Bart Vandeveldel – IMEC; Franck Dosseul – STMicroelectronics	
Electromigration Behavior of Interconnects between Chip and Board for Embedded Wafer Level Ball Grid Array (eWLB)	317
Robert Bauer, Armin H. Fischer, Christian Birzer, and Lars Alexa – Infineon Technologies AG	
Electromigration Reliability of Redistribution Lines in Wafer-Level Chip-Scale Packages	326
Yi-Shao Lai, Chin-Li Kao, and Ying-Ta Chiu – Advanced Semiconductor Engineering, Inc.; Bernd K. Appelt – Advanced Semiconductor Engineering, Inc.	
Cu Pillar and μ-Bump Electromigration Reliability and Comparison with High Pb, SnPb, and SnAg Bumps	332
Ahmer Syed, Karthikeyan Dhandapani, Robert Moody, Lou Nicholls, and Mike Kelly – Amkor Technology	
Electromigration Analysis of Peripheral Ultra Fine Pitch C2 Flip Chip Interconnection with Solder Capped Cu Pillar Bump	340
Yasumitsu Orii, Kazushige Toriyama, Sayuri Kohara, Hirokazu Noma, and Keishi Okamoto – IBM Research Tokyo; Daisuke Toyoshima and Keisuke Uenishi – Osaka University	
Electromigration Study of Micro Bumps at Si/Si Interface in 3DIC Package for 28nm Technology and Beyond	346
T.H. Lin, R.D. Wang, M.F. Chen, C.C. Chiu, S.Y. Chen, T.C. Yeh, Larry C. Lin, S.Y. Hou, J.C. Lin, K.H. Chen, S.P. Jeng, and Douglas C.H. Yu – Taiwan Semiconductor Manufacturing Company, Ltd.	
Electromigration in Ni/Sn Intermetallic Micro Bump Joint for 3D IC Chip Stacking	351
Yu-Min Lin, Chau-Jie Zhan, Jing-Ye Juang, John H. Lau, Tai-Hong Chen, Robert Lo, and M. Kao – Industrial Technology Research Institute (ITRI); Tian Tian and King-Ning Tu – University of California, Los Angeles	

9: Underfills, Mold Compounds, and Dielectrics

Chairs: Don Frye – Henkel Electronics Materials LLC; and Lejun Wang – Medtronic, Inc.

Novel Preparation of Functionalized Graphene Oxide for Large Scale, Low-Cost, and Self-Cleaning Coatings of Electronic Devices	358
Ziyin Lin, Yan Liu, and Zhou Li – Georgia Institute of Technology; Ching-Ping Wong – Georgia Institute of Technology, Chinese University of Hong Kong	
An Evaluation of Effects of Molding Compound Properties on Reliability of Cu Wire Components	363
Peng Su – Cisco Systems, Inc.; Hidetoshi Seki, Chen Ping, Shin-ichi Zenbutsu, and Shingo Itoh – Sumitomo Bakelite; Louie Huang, Nicholas Liao, Bill Liu, Curtis Chen, Winnie Tai, and Andy Tseng – Advanced Semiconductor Engineering Group	
High Performance Wafer Level Underfill Material with High Filler Loading	370
Satoru Katsurayama and Hiroshi Suzuki – Sumitomo Bakelite Co., Ltd.; Jae-Woong Nah – IBM T.J. Watson Research Center; Michael Gaynes and Claudius Feger – IBM T.J. Watson Research Center	
In-Situ Characterization of Moisture Absorption-Desorption and Hygroscopic Swelling Behavior of an Underfill Material	375
Yi He – Intel Corporation	
New Fine Line Fabrication Technology on Glass-Cloth Prepreg without Insulating Films for PKG Substrate	387
Daisuke Fujimoto, Kunpei Yamada, Nobuyuki Ogawa, Hikari Murai, Hiroyuki Fukai, Youichi Kaneko, and Makoto Kato – Hitachi Chemical Co., Ltd.	
Low Temperature Cure of BCB and the Influence on the Mechanical Stress	392
M. Woehrmann, M. Toepper, H. Walter, and K.-D. Lang – Fraunhofer IZM, TU Berlin	
Characterization of Material Properties of Low Temperature Curing Polymer Dielectrics	401
Alan Huffman, Marianne Butler, and Jeffrey Piascik – RTI International; Philip Garrou – Microelectronic Consultants of North Carolina; Jay Im – University of Texas, Austin	
10: Thermomechanical Reliability	
Chairs: S.B. Park – Binghamton University; and Tim Chaudhry – Broadcom Corporation	
Squeezing the Chip: The Buildup of Compressive Stress in a Microprocessor Chip by Packaging and Heat Sink Clamping	406
Jordan C. Roberts, Mohammad Motalab, Safina Hussain, Jeffrey C. Suhling, Richard C. Jaeger, and Pradeep Lall – Auburn University	
Cooling Rate, Pad Finish Effects on Mechanical Behavior of SnAgCu Alloys	424
S. Chavali, Y. Singh, and G Subbarayan – Purdue University; A. Bansal and M. Ahmad – Cisco Systems Inc.	
Characterization of Fine-Pitch Solder Bump Joint and Package Warpage for Low K High-Pin Count Flip-Chip BGA through Shadow Moiré and Micro Moiré Technique	431
An-Hong Liu, David W. Wang, and Hsiang-Ming Huang – ChipMOS Technologies, Inc.; Ming Sun, Muh-Ren Lin, and Chonghua Zhong – Broadcom Corporation; Sheng-Jye Hwang and Hsuan-Heng Lu – National Cheng Kung University	
Mechanical Characterization of Next Generation eWLB (Embedded Wafer Level BGA) Packaging	441
S.W. Yoon, Yoajian Lin, Sharma Gaurav, and Pandi C. Marimuthu – STATS ChipPAC, Ltd.; Yonggang Jin and Xavier Baraton – STMicroelectronics; V.P. Ganesh – Infineon Technologies Asia Pacific Pte. Ltd.; Thorsten Meyer and Andreas Bahr – Intel Mobile Communications	
Effects of Shock Impact Repetition Frequency on the Reliability of Component Boards	447
J. Hokka, T.T. Mattila, and M. Paulasto-Kröckel – Aalto University	
Comparison of LED Package Reliability under Thermal Cycling and Thermal Shock Conditions by Experimental Testing and Finite Element Simulation	454
Zhaohui Chen – Shanghai Jiao Tong University; Qin Zhang, Run Chen, Feng Jiao, Mingxiang Chen, and Xiaobing Luo – Huazhong University of Science & Technology (HUST); Sheng Liu – Shanghai Jiao Tong University, Huazhong University of Science & Technology	

The Study on the Thermal Cycle and Drop Test Reliability of System-in-Packages with an Embedded Die	460
Seon Young Yu – Institute of Microelectronics, A*STAR; Yong-Min Kwon and Kyung-Wook Paik – KAIST; Jinsu Kim, Taesung Jeong, and Seogmoon Choi – Samsung Electro-Mechanics	
11: Electrical Modeling and Measurements	
Chairs: Zhaoqing Chen – IBM Corporation; and Tawfik Rahal-Arabi – Intel Corporation	
Techniques for De-Embedding a High Port Count Connector to PCB Via Interposer	467
Yan Ding – Institute of Microelectronics, A*STAR Polytechnique of Montreal; Young H. Kwark, Lei Shan, and Christian Baks – IBM T.J. Watson Research Center; Ke Wu – École Polytechnique of Montreal	
Asymmetrical Differential Signaling for Notchy Wireline Channels	473
Farshid Aryanfar – Institute of Microelectronics, A*STAR; Aliazam Abbasfar – Rambus, Inc.	
An Effective Modeling Method for Multi-Scale and Multilayered Power/Ground Plane Structures	477
Jae Young Choi and Madhavan Swaminathan – Georgia Institute of Technology	
An Accurate and Fast 3D Numerical Approach to Power/Signal and Thermal Co-Simulation	484
Xin Ai, An-Yu Kuo, Mazen Baida, and Yun Chase – Sigrity, Inc.	
Techniques and Considerations for Verification of Model Causality	488
Matt Doyle, Rohan Mandrekar, and Jason Morsey – IBM Corporation	
Multi-Objective Optimization of Microprocessor Package Vertical Interconnects	495
Ying Li and Vikram Jandhyala – University of Washington; Henning Braunisch – Intel Corporation	
Automating Pin Field Modeling for SerDes Channel Simulations	501
Michael J. Degerstrom, Sharon K.. Zahn, Bart O. McCoy, Erik S. Daniel, and Barry K. Gilbert – Mayo Clinic	
12: Assembly Challenges and Solutions	
Chairs: Shawn Shi – Medtronic Corporation; and Hirofumi Nakajima – Renesas Electronics Co.	
Chip Cracks During Assembly: Finding and Eliminating the Critical Defect	509
Wolfgang Sauter, Steffen Kaldor, Jennifer Clark, Stephane Laforte, Clare McCarthy, Darryl Restaino, Jon Casey, and David Questad – IBM Corporation	
Thin-Core MCM Assembly Development for High-Performance Server Microprocessor	517
Sean S. Too, Mohammad Khan, Kevin Lim, Mike Loo, W.C. Lau, Azlina Nayan, S.F. Ng, B.L. Peh, and Edwin Goh – Advanced Micro Devices	
Advanced Laminate Carrier Module Warpage Considerations for 32nm Pb-Free, FC PBGA Package Design and Assembly	523
Edmund Blackshear, Thomas Lombardi, Frank Pompeo, and Jean Audet – IBM Corporation; KyungMoon Kim, YongHyuk Jeong, and JoonYoung Choi – STATS ChipPAC, Inc.; JoonYeob Lee and ChangWoo Park – Amkor Technology, Inc.; Kyoji Kondo, Shunichiro Matsumoto, and Yoichi Miyazawa – Shinko Electric Industries Company, Ltd.	
High-Speed Flex-On-Board Assembly Method Using Anisotropic Conductive Films (ACFs) Combined with Room Temperature Ultrasonic (U/S) Bonding for High-Density Module Interconnection in Mobile Phones	530
Kiwon Lee – Institute of Microelectronics, A*STAR; Sangmin Oh, Ilkka J. Saarinen, and Lasse Pykari – Nokia Corporation; Kyung-Wook Paik – KAIST	
High Speed and Low Cost FOB (Film-on-Board) Direct Bonding Using Laser Soldering Technology	537
Soon-Min Hong, Won Choi, Ja-Myeng Koo, Sea-Gwang Choi, and Young-Jun Moon – Samsung Electronics Company, Ltd.	
Phenomenological Understanding of Sn Migration in Ceramic-Chip Capacitors	541
Arun Raman, Shubhada Sahasrabudhe, Lyndell Dietz, and Mohammad Hossain – Intel Corporation	
Impact of Isothermal Aging on Sn-Ag-Cu Solder Interconnect Board Level High G Mechanical Shock Performance	547
Tae-Kyu Lee and Weidong Xie – Cisco Systems, Inc.; Kuo-Chuan Liu – Cisco Systems, Inc.	

13: TSV: Interposers and Applications

Chairs: Tom Gregorich – MediaTek; and Alan Huffman – RTI International

Low-Profile 3D Silicon-on-Silicon Multi-Chip Assembly	553
P. Andry, B. Dang, and J. Knickerbocker – IBM T.J. Watson Research Center; K. Tamura and N. Taneichi – Tokyo Ohka Kogyo Co. Ltd.	
3D Sensor Application with Open Through Silicon Via Technology	560
J. Kraft, F. Schrank, J. Teva, J. Siegert, G. Koppitsch, C. Cassidy, and E. Wachmann – Austriamicrosystems AG; F. Altmann, S. Brand, C. Schmidt, and M. Petzold – Fraunhofer IWM	
Reliability Study of 3D-WLP Through Silicon Via with Innovative Polymer Filling Integration	567
M. Bouchoucha – STMicroelectronics, Universités Paul Cézanne; P. Chausse, S. Moreau, and N. Sillon – CEA, LETI; L.L. Chapelon – STMicroelectronics; O. Thomas – Universités Paul Cézanne	
Ceramics vs. Low-CTE Organic Packaging of TSV Silicon Interposers	573
Bahareh Banijamali, Suresh Ramalingam, Namhoon Kim, and Chris Wyland – Xilinx, Inc.	
Through Silicon Via Interposer for Millimetre Wave Applications	577
Teck Guan Lim, Yee Mong Khoo, Cheryl Sharmani Selvanayagam, David Soon Wee Ho, Rui Li, Xiaowu Zhang, Gao Shan, and Xiong Yong Zhong – Institute of Microelectronics, A*STAR	
Design, Fabrication and Characterization of Low-Cost Glass Interposers with Fine-Pitch Through-Package-Vias	583
Vijay Sukumaran, Tapobrata Bandyopadhyay, Qiao Chen, Nitesh Kumbhat, Fuhan Liu, and Ragh Pucha, Madhavan Swaminathan, Venky Sundaram and Rao Tummala – Georgia Institute of Technology; Yoichiro Sato, Mitsuru Watanabe, Kenji Kitaoka, and Motoshi Ono – Asahi Glass Inc.; Yuya Suzuki – Zeon Corporation; Choukri Karoui and Christian Nopper – STMicroelectronics	
A Novel Inter-Package Connection for Advanced PoP Enabling	589
Bok Eng Cheah, Jackson Kong, Shanggar Periaman, and Kooi Chi Ooi – Intel Corporation	
14: Flip Chip and Advanced Substrates	
Chairs: Altaf Hasan – Intel Corporation; and Young-Gon Kim – IDT	
Advanced Coreless Flip-Chip BGA Package with High Dielectric Constant Thin Film Embedded Decoupling Capacitor	595
GaWon Kim, SeungJae Lee, JiHeon Yu, Gyluck Jung, JinYoung Kim, Nozard Karim, HeeYeoul Yoo, and ChoonHeung Lee – Amkor Technology Korea	
CuBOL (Cu-Column on BOL) Technology: A Low Cost Flip Chip Solution Scalable to High I/O Density, Fine Bump Pitch and Advanced Si Nodes	601
S. Movva, S. Bezuk, O. Bchir, and M. Shah – Qualcomm, Inc; M. Joshi, R. Pendse, E. Ouyang, Y.C. Kim, S.W. Park, H.T. Lee, S.S. Kim, H.I. Bae, G.C. Na, and K. Lee – STATS ChipPAC, Inc.	
Reliability of 20µm Micro Bump Interconnects	608
Ha-Young You, Yoon-Soo Lee, Sang-Keun Lee, and Ju-Seong Kang – Samsung Electronics	
Next Generation Fine Pitch Cu Pillar Technology—Enabling Next Generation Silicon Nodes	612
Mark Gerber, Craig Beddingfield, and Shawn O'Connor – Texas Instruments, Inc.; Min Yoo, MinJae Lee, DaeByoung Kang, SungSu Park, Curtis Zwenger, Robert Darveaux, Robert Lanzone, and KyungRok Park – Amkor Technology	
Package-Interposer-Package (PIP): A Breakthrough Package-on-Package (PoP) Technology for High End Electronics	619
Rabindra N. Das, Frank D. Egitto, Barry Bonitz, Mark D. Poliks, and Voya R. Markovich – Endicott Interconnect Technologies, Inc.	
Glass Panel Processing for Electrical and Optical Packaging	625
Henning Schröder and Lars Brusberg – Fraunhofer IZM; Norbert Arndt-Staufenbiel, Jens Hofmann, and Sebastian Marx – TU Berlin	
Study of the Thermo-Mechanical Behavior of Glass Interposer for Flip Chip Packaging Applications	634
Y.J. Lin, C.C. Hsieh, C.H. Yu, C.H. Tung, and Doug C.H. Yu – Taiwan Semiconductor Manufacturing Company, Ltd.	

15: Adhesives and Adhesion

Chairs: Daniel D. Lu – Henkel Corporation; and Myung Jin Yim – Micron Technology, Inc.

Temperature Dependence of Mechanical Properties of Isotropic Conductive Adhesive Filled with Metal Coated Polymer Spheres	639
Hoang-Vu Nguyen, Nils Hoivik, and Knut Aasmundtveit – HiVe-Vestfold University College; Helge Kristiansen – Conpart AS; Rolf Johannessen – GE Vingmed Ultrasound AS; Erik Andreassen – HiVe-Vestfold University College, SINTEF Materials and Chemistry; Anreas Larsson – SINTEF ICT	
Investigations of the Water-Borne Isotropically Conductive Adhesives	645
Cheng Yang, Matthew M.F. Yuen, Guohua Chen, and Zhongyu Li – Hong Kong University of Science & Technology (HKUST); C.P. Wong – Georgia Institute of Technology, Chinese University of Hong Kong	
Cu/Epoxy Interfacial Adhesion Improvement by Thiol-Based Self Assembled Structures of Different Chain Lengths	651
Peng He and Matthew M.F. Yuen – Hong Kong University of Science & Technology (HKUST)	
Nanofiber Anisotropic Conductive Adhesives (ACAs) for Ultra Fine Pitch Chip-on-Film (COF) Packaging	656
Kyoung-Lim Suk, Chang-Kyu Chung, and Kyung-Wook Paik – KAIST	
Kinetically Controlled Assembly of Terphenyl-4,4"-dithiol Self-Assembled Monolayers (SAMs) for Highly Conductive Anisotropically Conductive Adhesives (ACA)	661
Joshua C. Agar, Jessica Durden, Rongwei Zhang, Daniela Staiculescu, and C.P. Wong – Georgia Institute of Technology	
Enhancement of Thermal Conductivity of Die Attach Adhesives (DAAs) Using Nanomaterials for High Brightness Light-Emitting Diode (HBLED)	667
Dong Lu, Chenmin Liu, Xianxin Lang, Bo Wang, Zhiying Li, and W.M. Peter Lee – Nano and Advanced Materials Institute Limited (NAMI); S.W. Ricky Lee – Hong Kong University of Science & Technology (HKUST)	
Development and Characterisation of Nanofiber Films with High Adhesion	673
Xin Tang, Hui Wang Cui, Xiu Zhen Lu, Qiong Fan, Zhichao Yuan, and Lilei Ye – Shanghai University; Johan Liu – Shanghai University, Chalmers of University of Technology	
16: Solder Material Characterization	
Chairs: Dongming He – Intel Corporation; and Deepak Goyal – Intel Corporation	
Reliability of Mixed Alloy Ball Grid Arrays Using Impact Bend Test and Drop Shock Test	678
Ranjit Pandher, Ashok Pachamuthu, and Rahul Raut – Cookson Electronics	
High Strain-Rate Mechanical Properties of SnAgCu Leadfree Alloys	684
Pradeep Lall, Sandeep Shantaram, Mandar Kulkarni, Geeta Limaye, and Jeff Suhling – Auburn University	
Aging Aware Constitutive Models for SnAgCu Solder Alloys	701
S. Chavali, Y. Singh, and G. Subbarayan – Purdue University; P. Kumar and I. Dutta – Washington State University; D.R. Edwards – Texas Instruments	
Comparison of the Electromigration Behaviors between Micro-Bumps and C4 Solder Bumps	706
C.C. Wei, C.H. Yu, C.H. Tung, R.Y. Huang, C.C. Hsieh, C.C. Chiu, T.C. Yeh, Larry C. Lin, and Doug C.H. Yu – Taiwan Semiconductor Manufacturing Company, Ltd.; H.Y. Hsiao, Y.W. Chang, C.K. Lin, Y.C. Liang, and C. Chen – National Chiao Tung University	
Effect of Sn Grain Structure on Electromigration Reliability of Pb-Free Solders	711
Yiwei Wang, Kuan H. Lu, Jay Im, and Paul S. Ho – University of Texas, Austin; Vikas Gupta, Leon Stiborek, and Dwayne Shirley – Texas Instruments, Inc.	
Electromigration Studies of Lead-Free Solder Balls Used for Wafer-Level Packaging	717
Christine Hau-Riege, Ricky Zang, You-Wen Yau, Praveen Yadav, Beth Keser, and Jong-Kai Lin – Qualcomm	
On the Evolution of the Properties and Microstructure of Backward Compatible Solder Joints During Cycling and Aging	722
Younis Jaradat, Awni Qasaimeh, Babak Arfaei, and Peter Borgesen – State University of New York, Binghamton; Pericles Kondos – Universal Instruments Corporation	

17: Thermomechanical Modeling

Chairs: Andrew A. O. Tay – National University of Singapore; and L. J. Ernst – Delft University of Technology

- Modeling Characterization and Reliability Analysis of a Power System in Package** 731
Yumin Liu, Bill Newberry, Yong Liu, and Stephen Martin – Fairchild Semiconductor Corporation
- A New Thermomechanical Fracture Analysis Approach for 3D Integration Technology** 740
Abigail Agwai, Ibrahim Guven, and Erdogan Madenci – University of Arizona
- A Fast Simulation Framework for Full-Chip Thermo-Mechanical Stress and Reliability Analysis of Through-Silicon-Via Based 3D ICs** 746
Joydeep Mitra, Suk-Kyu Ryu, Rui Huang, and David Z. Pan – University of Texas, Austin; Moongon Jung and Sung Kyu Lim – Georgia Institute of Technology
- Reliability Enhancement of Wafer Level Packages with Nano-Column-Like Hollow Solder Ball Structures** 754
Ronak Varia and Xuejun Fan – Lamar University
- Exploration of the Design Space of Wafer Level Packaging through Numerical Simulation** 761
Zhongping Bao, James Burrell, Beth Keser, Praveen Yadav, Shantanu Kalchuri, and Ricky Zang – Qualcomm, Inc
- Issues in Fatigue Life Prediction Model for Underfilled Flip Chip Bump** 767
Nokibul Islam, Ahmer Syed, TaeKyeong Hwang, YunHyeon Ka, and WonJoon Kang – Amkor Technology
- Interrogation of Accrued Damage and Remaining Life in Field-Deployed Electronics Subjected to Multiple Thermal Environments of Thermal Aging and Thermal Cycling** 775
Pradeep Lall, Mahendra Harsha, Krishan Kumar, and Jeff Suhling – Auburn University; Kai Goebel – NASA Ames Research Center; Jim Jones – Oracle

18: Board Level Optical Interconnects

Chairs: Ping Zhou – LDX Optronics, Inc.; and Andrew Shapiro – JPL

- Terabit/Sec-Class Board-Level Optical Interconnects through Polymer Waveguides Using 24-Channel Bidirectional Transceiver Modules** 790
Fuad E. Doany, Clint L. Schow, Benjamin G. Lee, Russell Budd, Christian Baks, Roger Dangel, Richard John, Frank Libsch, and Jeffrey A. Kash – IBM T.J. Watson Research Center; Benson Chan, How Lin, Chase Carver, Jianzhuang Huang, Jessie Berry, and David Bajkowski – Endicott Interconnect Technologies
- Cost-Effective Optical Transceiver Subassembly with Lens-Integrated High-k, Low-Tg Glass for Optical Interconnection** 798
Takashi Shiraishi, Takatoshi Yagisawa, Tadashi Ikeuchi, Satoshi Ide, and Kazuhiro Tanaka – Fujitsu Laboratories, Ltd.
- Chip-to-Chip Communication by Optical Routing Inside a Thin Glass Substrate** 805
Lars Brusberg, Norbert Schleppe, and Henning Schröder – Fraunhofer IZM
- Dual-Layer WDM Routing for Wafer-Scale Packaging of Photonically-Interconnected Computing Systems** 813
Daniel C. Lee, Dazeng Feng, Cheng-Chih Kung, Joan Fong, and Wei Qian – Kotura, Inc.; Xuezhe Zheng, Jin Yao, Guoliang Li, Kannan Raj, John E. Cunningham, and Ashok V. Krishnamoorthy – Oracle; Mehdi Asghari – Kotura, Inc
- High-Bandwidth Density Optical I/O for High-Speed Logic Chip on Waveguide-Integrated Organic Carrier** 819
Masao Tokunari, Yutaka Tsukada, Kazushige Toriyama, Hirokazu Noma, and Shigeru Nakagawa – IBM Research
- Planar Assembled Flexible Interconnect Link with Hybrid Optical/Electrical Data Transmission for Mobile Device Applications** 823
Chris Keller, Zhenhua Shao, Yoshitsugu Wakazono, Masataka Ito, and Dongdong Wang – Ibsiden USA R&D, Inc.
- Hybrid Integration of Silicon Nanophotonics with 40nm-CMOS VLSI Drivers and Receivers** 829
Hiren D. Thacker, Ivan Shubin, Ying Luo, Joannes Costa, Jon Lexau, Xuezhe Zheng, Guoliang Li, Jin Yao, Jieda Li, Frankie Liu, Ron Ho, Kannan Raj, James G. Mitchell, Ashok V. Krishnamoorthy and John E. Cunningham – Oracle; Dinesh Patil – Rambus; Dazeng Feng and Mehdi Asgharis – Kotura; Thierry Pinguet – Luxtera, Inc.

19: Interposers and TSVs

Chairs: Christopher Bower – Semprius, Inc.; and Subhash L. Shinde – Sandia National Laboratory

TSV Based Silicon Interposer Technology for Wafer Level Fabrication of 3D SiP Modules	836
K. Zoschke, J. Wolf, C. Lopper, I. Kuna, N. Jürgensen, V. Glaw, K. Samulewicz, M. Wilke, M. Klein, M. von Suchodoletz, H. Oppermann, T. Braun, and O. Ehrmann – Fraunhofer IZM; J. Röder and O. Wunsch – TU Berlin; R. Wieland – Fraunhofer EMFT	
Integration of Fine-Pitched Through Silicon Vias and Integrated Passive Devices	844
Dzafir Shariff, Pandi Chelvam Marimuthu, Ken Hsiao, Lily Asoy, Chia Lai Yee, and Aung Kyaw Oo – STATS ChipPAC Ltd.; Keith Buchanan, Kath Crook, Tony Wilby, and Steve Burgess – SPTS Ltd.	
Development of Si Interposer with Low Inductance Decoupling Capacitor	849
Akihito Takano, Masahiro Sunohara, and Mitsutoshi Higashi – Shinko Electric Industries Co., Ltd.; Ichiro Hayakawa, Ken-ichi Ohta, and Yuichi Sasajima – Taiyo Yuden Co., Ltd.	
Design and Demonstration of Low Cost, Panel-Based Polycrystalline Silicon Interposer with Through-Package-Vias (TPVs)	855
Qiao Chen, Tapobrata Bandyopadhyay, Fuhan Liu, Venky Sundaram, Raghuram Pucha, Madhavan Swaminathan, and Rao Tummala – Georgia Institute of Technology; Yuya Suzuki – Georgia Institute of Technology, Zeon Corporation	
Characterization of the Thermal Impact of Cu-Cu Bonds Achieved Using TSVs on Hot Spot Dissipation in 3D Stacked Ics	861
H. Oprins, V. Cherman, B. Vandeveld, M. Stucchi, G. Van der Plas, P. Marchal, and E. Beyne – IMEC; C. Torregiani – Qualcomm, Inc.	
A Millimeter-Wave Wideband High-Gain Antenna and Its 3D System-in-Package Solution in a TSV-Compatible Technology	869
Sanming Hu, Yong-Zhong Xiong, Lei Wang, Rui Li, and Teck Guan Lim – Institute of Microelectronics, A*STAR	
Realization of Virtual 126-Core System with Thermal Sensor-Network Using Metallic Thermal Skeletons	873
Jui-Hung Chien, Kun-Ju Tsai, Ting-Sheng Chen, Yung-Fa Chou, and Ding-Ming Kwai – Industrial Technology Research Institute (ITRI); Chiao-Ling Lung – Industrial Technology Research Institute (ITRI), National Tsing Hua University; Chin-Chih Hsu and Ping-Hei Chen – National Taiwan University; Shih-Chieh Chang – National Tsing Hua University	
20: Flip Chip	
Chairs: Bernd Ebersberger – Intel Mobile Communications GmbH; and Matthew Yao – Rockwell Collins	
Development of Inclined Conductive Bump (ICB) for Flip-Chip Interconnection	880
Ah-Young Park, Sun-Rak Kim, Choong D. Yoo, and Taek-Soo Kim – KAIST	
Failure Mechanism of 20µm Pitch Microjoint within a Chip Stacking Architecture	886
Shin-Yi Huang, Tao-Chih Chang, Ren-Shin Cheng, Jing-Yao Chang, Chia-Wen Fan, Chau-Jie Zhan, John H. Lau, Tai-Hong Chen, Wei-Chung Lo, and Ming-Jer Kao – Industrial Technology Research Institute (ITRI)	
Processing and Reliability Analysis of Flip-Chips with Solder Bumps Down to 30 µm Diameter	893
Jörg Franke, Florian Schüßler, and Stefan Härter – University of Erlangen-Nuremberg; Rainer Dohle and Thomas Friedrich – Micro Systems Engineering GmbH; Thomas Oppert – Pac Tech Packaging Technologies GmbH	
Optimization of Interconnections Structure in the Fine Pitch FCCSP for Low-k Dielectric Reliability	901
Seunghyun Cho – Dongyang Mirae University; Youngbae Ko – Korea Institute of Industrial Technology; Seongbo Shim, Kido Chun, Hyuksoo Lee, and Woong Kim – LG Innotek Co., Ltd.	
Thin Gold to Gold Bonding for Flip-Chip Applications	907
Lauren E.S. Rohwer and Dahwey Chu – Sandia National Laboratories	
15µm Silver Flip-Chip Technology with Solid-State Bonding	911
Chu-Hsuan Sha and Chin C. Lee – University of California, Irvine	
Co-W As an Advanced Barrier for Intermetallics and Electromigration in Fine-Pitch Flipchip Interconnections	916
Dibyajat Mishra, P. Markondeya Raj, Sadia Khan, Nitesh Kumbhat, Yushu Wang, Suman Addya, Raghuram V. Pucha, Abhishek Choudhury, Venky Sundaram, and Rao Tummala – Georgia Institute of Technology	

21: Solder Joint Reliability

Chairs: Darvin R. Edwards – Texas Instruments, Inc.; and Sridhar Canumalla - Microsoft Corporation

Second-Level Interconnects Reliability for Large-Die Flip Chip Lead-Free BGA Package in Power Cycling and Thermal Cycling Tests	921
Larry Lin, Yu-Ling Tsai, Tulip Chou, Ray Su, Gary Lu, Max K.C. Wu, H.Y. Pan, H.P. Pu, Roger Hsieh, and Kenneth Wu – Taiwan Semiconductor Manufacturing Company, Ltd.	
The Effects of Aging on the Cyclic Stress-Strain Behavior and Hysteresis Loop Evolution of Lead Free Solders	927
Muhannad Mustafa, Zijie Cai, Jeffrey C. Suhling, and Pradeep Lall – Auburn University	
Crack Initiation and Growth in WLCSP Solder Joints	940
Robert Darveaux, Sabira Enayet, Corey Reichman, Christopher J. Berry, and Nabeel Zafar – Amkor Technology, Inc.	
Thermal Cycling Reliability, Microstructural Characterization, and Assembly Challenges with Backward Compatible Soldering of a Large, High Density Ball Grid Array	954
Vasu Vasudevan, Raiyo Aspandiar, Steve Tisdale, and Gary Long – Intel Corporation; Richard Coyle – Alcatel-Lucent; Robert Kinyanjui – Sanmina-SCI Corporation	
Reliability of Cu Pillar on Substrate Interconnects in High Performance Flip Chip Packages	965
Rajesh Katkar, Michael Huynh, and Laura Mirkarimi – Tessera	
Effect of Interfacial Strength between Cu_6Sn_5 and Cu_3Sn Intermetallics on the Brittle Fracture Failure of Lead-Free Solder Joints with OSP Pad Finish	971
Chaoran Yang, Fubin Song, and S.W. Ricky Lee – Hong Kong University of Science & Technology (HKUST)	
Effects of Multiple Rework on the Reliability of Lead-Free Ball Grid Array Assemblies	979
Hongtao Ma, Weidong Xie, Guhan Subbarayan, and Kuo-Chuan Liu – Cisco Systems, Inc.	
22: Manufacturing Challenges of Wafer Thinning and Flip Chip Processing	
Chairs: Paul Houston – Engent; and Sylvain Ouimet – IBM Corporation	
Processing of Ultrathin 300 mm Wafers with Carrierless Technology	984
Sven Spiller and Froilan Molina – Doublecheck Semiconductors; Jürgen M. Wolf, Jürgen Grafe, and Andreas Schenke – Fraunhofer IZM; Dietrich Toennies and Marc Hennemeyer – Suss MicroTec; Tomotaka Tabuchi – Disco HiTech Europe GmbH; Hans Auer – OC Oerlikon Balzers Ltd.	
How to Select Adhesive Materials for Temporary Bonding and De-Bonding of 200mm and 300mm Thin-Wafer Handling in 3D IC Integration	989
W.L. Tsai, H.H. Chang, C.H. Chien, J.H. Lau, H.C. Fu, C.W. Chiang, T.Y. Kuo, Y.H. Chen, R. Lo, and M.J. Kao – Industrial Technology Research Institute (ITRI)	
Metrology and Inspection for Process Control During Bonding and Thinning of Stacked Wafers for Manufacturing 3D SiC's	999
Sandip Halder, Anne Jourdain, Martine Claes, Ingrid de Wolf, Youssef Travaly, Eric Beyne, and Bart Swinnen – IMEC; Valery Pepper, Pierre-Yves Guittet, Greg Savage, and Lars Markwort – Nanda Tech GmbH	
Vacuum Underfill Technology for Advanced Packaging	1003
A. Horibe, M.-C. Paquet, M. Gaynes, C. Feger, K. Sakuma, J.U. Knickerbocker, and Y. Orii – IBM Corporation; M. Hoshiyama, M. Hasegawa, T. Sato, H. Yoshii, O Suzuki, K. Kotaka, and T. Nagasaka – Namics Corporation; K. Terada, K. Ishikawa, and Y Hirayama – Toray Engineering Corporation	
Self-Aligned Positioning Technology to Connect Ultra-Small RFID Powder-Chip to an Antenna	1009
Hideyuki Noda, Mitsuo Usami, and Akira Sato – Hitachi, Ltd.; Satoshi Terasaki and Hironori Ishizaka – Hitachi Chemical Co., Ltd.	
Development of Wafer Level Underfill Materials and Assembly Processes for Fine Pitch Pb-Free Solder Flip Chip Packaging	1015
Jae-Woong Nah, Michael A. Gaynes, and Claudius Feger – IBM T.J. Watson Research Center; Satoru Katsurayama and Hiroshi Suzuki – Sumitomo Bakelite Co. Ltd.	

A Manufacturing Approach to Reducing Underfill Voiding on Large Die > 18 mm Flip Chip Organic Laminate Packaging	1023
Isabel de Sousa, Luc Bélanger, Catherine Dufort, and Simon D.L. Chénier – IBM Canada	
23: Components: RF and Bio Applications	
Chairs: Craig Gaw – Freescale Semiconductor, Inc.; and Albert F. Puttlitz – Mechanical Eng. Consultant	
Graphene Based RF/Microwave Impedance Sensing of DNA	1030
I. Iramnaaz, Y. Xing, K. Xue, and Y. Zhuang – Wright State University; R. Fitch – Air Force Research Laboratory	
Design and Test of Wide-Band Terahertz Dielectric Sub-Wavelength Focusing Probes	1035
Jose A. Hejase, Brian Schulte, and Prem Chahal – Michigan State University	
Compact Self-Packaged Active Folded Patch Antenna with Omni-Directional Radiation Pattern	1041
Xiaoyu Cheng, Jun Shi, Jungkwun Kim, Cheolbok Kim, David E. Senior, and Yong-Kyu Yoon – University of Florida	
On-Chip High Performance Slow Wave Transmission Lines Using 3D Steps for Compact Millimeter Wave Applications	1047
Guoan Wang, Wayne Woods, Jason Xu, and Essam Mina – IBM Corporation	
New Microstrip-to-CPS Transition for Millimeter-Wave Application	1052
Kyu Hwan Han, Benjamin Lacroix, John Papapolymerou, and Madhavan Swaminathan – Georgia Institute of Technology	
Temperature Dependence of SiC Thin Film Metal-Insulator-Metal (MIM) Capacitors on Alumina over a Temperature Range from 25 to 500°C	1058
Maximilian C. Scardelletti, George E. Ponchak, Jennifer L. Jordan, Nicholas C. Varaljay, and Elizabeth A. McQuaid – NASA Glenn Research Center; Christian A. Zorman – Case Western Reserve University	
The Design of Broadband 3D Si-Based Directional Couplers for Millimeter-Wave/THz Applications	1064
Jiankang Li – Nanjing University of Science and Technology, Institute of Microelectronics, A*STAR, Nanyang Technological University; Yong-Zhong Xiong, Debin Hou, Teck Guan Lim, and Tang Min – Institute of Microelectronics, A*STAR; Wang Lin Goh – Nanyang University of Science and Technology	
24: Fracture and Warpage in Packages	
Chairs: Xuejun Fan – Lamar University; and Yong Liu – Fairchild Semiconductor Corporation	
Considerations in Solution Stabilization for Thermal Fatigue Modeling of Lead-Free Solder Joints	1070
Y. Sing Chan and S.W. Ricky Lee – Hong Kong University of Science & Technology (HKUST)	
Experimental Contact Angle Determination and Characterisation of Interfacial Energies by Molecular Modelling of Chip to Epoxy Interfaces	1079
O. Hölck – Fraunhofer IZM, Chemnitz University of Technology; J. Bauer and O. Wittler – Fraunhofer IZM; K.D. Lang – TU Berlin; B. Michel – Fraunhofer ENAS; B. Wunderle – Fraunhofer IZM, Fraunhofer ENAS, Chemnitz University of Technology	
Quantification of the Leadframe Roughness Effect on Adhesion Properties	1086
S.P.M. Noijen – Philips Research, Delft University of Technology; O. van der Sluis and P.H.M. Timmermans – Philips Research; G.Q. Zhang – Delft University of Technology	
Establishing the Critical Fracture Properties of the Die Backside-to-Molding Compound Interface	1090
G. Schlottig – Delft University of Technology, Infineon Technologies AG, Fraunhofer IZM; H. Pape – Infineon Technologies AG; B. Wunderle – Fraunhofer IZM, Chemnitz University of Technology, Fraunhofer ENAS; L.J. Ernst – Delft University of Technology	
Particle Filter Models and Phase Sensitive Detection for Prognostication and Health Monitoring of Leadfree Electronics under Shock and Vibration	1097
Pradeep Lall and Ryan Lowe – Auburn University; Kai Goebel – NASA Ames Research Center	
Modeling of Separation Behavior of Epoxy/Cu Interface Using Molecular Dynamics Simulation	1110
Shaorui Yang, Feng Gao, and Jianmin Qu – Northwestern University	

A Numerical Analysis of Penny-Shaped Delaminations in an Encapsulated Silicon Module	1115
Siow Ling Ho and Andrew A.O. Tay – National University of Singapore	
25: Manufacturing Aspects of 3D/TSV	
Chairs: Andy Tseng – Advanced Semiconductor Engineering, Inc.; and Sharad Bhatt – Shanta Systems, Inc.	
Integration of TSVs, Wafer Thinning and Backside Passivation on Full 300mm CMOS Wafers for 3D Applications	1122
Anne Jourdain, Thibault Buisson, Alain Phommahaxay, Augusto Redolfi, Sarasvathi Thangaraju, Youssef Travaly, Eric Beyne, and Bart Swinnen – IMEC	
A Study on the 3D-TSV Interconnection Using Wafer-Level Non-Conductive Adhesives(NCAs)	1126
Yongwon Choi, Jiwon Shin, and Kyung-Wook Paik – KAIST	
Effects of Etch Rate on Scallop of Through-Silicon Vias (TSVs) in 200mm and 300mm Wafers	1130
Yu-Chen Hsin, Chien-Chou Chen, John H. Lau, Pei-Jer Tzeng, Shang-Hung Shen, Yi-Feng Hsu, Shang-Chun Chen, Chien-Ying Wn, Jui-Chin Chen, Tzu-Kun Ku, and Ming-Jer Kao – Industrial Technology Research Institute (ITRI)	
Development on Ultra High Density Memory Package with PoP Structure	1136
Ji Cheng Lin, Jeter Yu, Brian Chung, Ken Chang, and David Fang – Powertech Technology Inc.	
Ultra Thin POP Top Package Using Compression Mold: Its Warpage Control	1141
Myung Jin Yim, Richard Strode, Jason Brand, Ravikumar Adimula, James Jian Zhang, and Chan Yoo – Micron Technology	
Solder/Adhesive Bonding Using Simple Planarization Technique for 3D Integration	1147
Masatsugu Nimura, Jun Mizuno, and Shuichi Shoji – Waseda University; Katsuyuki Sakuma – IBM Research-Tokyo	
Surface-Tension-Driven Multi-Chip Self-Alignment Techniques for Heterogeneous 3D Integration	1153
Fengda Sun and Yusuf Leblebici – École Polytechnique Fédérale de Lausanne; Thomas Brunschweiler – IBM Research–Zurich	
26: TSV Design and Modeling	
Chairs: James Lu – Rensselaer Polytechnic Institute; and Pradeep Lall – Auburn University	
Interposer Design Optimization for High Frequency Signal Transmission in Passive and Active Interposer Using Through Silicon Via (TSV)	1160
Namhoon Kim, Daniel Wu, Dongwook Kim, Arif Rahman, and Paul Wu – Xilinx, Inc.	
3-D Copper Based TSV for 60-GHz Applications	1168
Sukeshwar Kannan, Sai Shravan Evana, Anurag Gupta, and Bruce Kim – University of Alabama; Li Li – Cisco Systems, Inc.	
Electrical Characterization and Impact on Signal Integrity of New Basic Interconnection Elements Inside 3D Integrated Circuits	1176
J. Roullard, S. Capraro, T. Lacrevez, C. Bermond, and B. Flechet – University of Savoie; A. Farcy – STMicroelectronics; P. Leduc, J. Charbonnier, C. Ferrandon, and C. Fuchs – CEA-LETI-MINATEC	
Expert Advisor for Integrated Virtual Manufacturing and Reliability for TSV/SiP Based Modules	1183
Zhaohui Chen, Shengjun Zhou, and Sheng Liu – Shanghai Jiao Tong University; Zhicheng Lv, Chuan Liu, Xing Chen, Xiao Jia, Ke Zeng, Bin Song, Fulong Zhu, Mingxiang Chen, Xuefang Wang, Honghai Zhang, and Sheng Liu – Huazhong University of Science & Technology (HUST)	
Thermo-Mechanical Behavior of Through Silicon Vias in a 3D Integrated Package with Inter-Chip Microbumps	1190
Xi Liu, Qiao Chen, Venkatesh Sundaram, Rao R. Tummala, and Suresh K. Sitaraman – Georgia Institute of Technology; Margaret Simmons-Matthews and Kurt P. Wachtler – Texas Instruments	
Wafer Level Warpage Modeling Methodology and Characterization of TSV Wafers	1196
F.X. Che, H.Y. Li, Xiaowu Zhang, S. Gao, and K.H. Teo – Institute of Microelectronics, A*STAR	
A Thermal Performance Measurement Method for Blind Through Silicon Vias (TSVs) in a 300mm Wafer	1204
Heng-Chieh Chien, Yu-Lin Chao, John H. Lau, Ra-Min Tain, Ming-Ji Dai, Pei-Jer Tzeng, Cha-Hsin Lin, Yu-Chen Hsin, Shang-Chun Chen, Jui-Chin Chen, Chien-Chou Chen, Chi-Hon Ho, Wei-Chung Lo, Tzu-Kun Ku and Ming-Jer Kao – Industrial Technology Research Institute (ITRI)	

27: Novel Materials and Processing

Chairs: Rajen Chanchani – Sandia National Laboratory; and Tieyu Zheng – Intel Corporation

Aerosol Jet Printing on Rapid Prototyping Materials for Fine Pitch Electronic Applications 1211
Christian Goth, Sonja Putzo, and Joerg Franke – University of Erlangen-Nuremberg

Gravure Printed Hydrophobic Templates onto PET Films for Guiding the Assembly of Nanowires: Towards the Ultralow-Cost Transparent Conductive Electrodes 1217
Wayman N.M. Wong, Cheng Yang, and Matthew M.F. Yuen – Hong Kong University of Science and Technology (HKUST)

A Novel Micromachined Loudspeaker Topology 1221
F. Neri – ST-Ericsson; F. Di Fazio, R. Crescenzi, and M. Balucani – Sapienza University of Rome

Nano and Micro Materials in a Pb-Free World 1228
Rabindra N. Das, John M. Lauffer, Kevin Knadle, Michael Vincent, Mark D. Poliks, and Voya R. Markovich – Endicott Interconnect Technologies, Inc.

Carbon Metal Composite Film Deposited Using Novel Filtered Cathodic Vacuum Arc Technique 1234
Nai Yun Xu, Hang Tong Teo, and Beng Kang Tay – Nanyang Technological University; Xin Cai Wang – Singapore Institute of Manufacturing Technology (SIMTech); An Yan Du and Chee Mang Ng – Global Foundries Singapore Pte. Ltd.

Synthesis of High-Quality, Closely-Packed, Vertically-Aligned Carbon Nanotube Array and a Quantitative Study of the Influence of Packing Density on the Collective Thermal Conductivity 1239
Wentian Gu, Wei Lin, and Yagang Yao – Georgia Institute of Technology; Chingping Wong – Georgia Institute of Technology, Chinese University of Hong Kong

Novel Nanomagnetic Materials for High-Frequency RF Applications 1244
P. Markondeya Raj, Himani Sharma, G. Prashant Reddy, Nevin Altunyurt, Madhavan Swaminathan, and Rao Tummala – Georgia Institute of Technology; David Reid – Georgia Tech Research Institute; Vijay Nair – Intel Corporation

28: Characterization Methods of Interfaces and Interconnections

Chairs: Lakshmi N. Ramanathan – Microsoft Corporation; and Dongji Xie – NVIDIA Corp

Drop Reliability of Glass Panel for LCD 1250
Soon-Wan Chung, Jae-Woo Jeong, Seunghee Oh, Young-Jun Moon, In-Youl Baek, and Dong-Sool Hong – Samsung Electronics Company, Ltd.

Method for Early Detection of PCB Bending Induced Pad Cratering 1255
Anurag Bansal, Gnyaneshwar Ramakrishna, and Kuo-Chuan Liu – Cisco Systems, Inc.

Detection and Characterization of Defects in Microelectronic Packages and Boards by Means of High-Resolution X-Ray Computed Tomography (CT) 1263
Mario Pacheco and Deepak Goyal – Intel Corporation

Delamination Prediction in Lead Frame Packages Using Adhesion Measurements and Interfacial Fracture Modeling 1269
Venkat Srinivasan, Mikel Miller, Siva Gurram, Jie-Hua Zhao, Darwin Edwards, and Masood Murtuza – Texas Instruments, Inc.

Application of Piezoresistive Stress Sensor in Wafer Bumping and Drop Impact Test of Embedded Ultra Thin Device 1276
Xiaowu Zhang, Ranjan Rajoo, Cheryl S Selvanayagam, Aditya Kumar, Srinivasa Rao Vempati, Navas Khan, V. Kripesh, John H. Lau, and D.-L. Kwong – Institute of Microelectronics, A*STAR; V. Sundaram and Rao R. Tummala – Georgia Institute of Technology

Crack Evolution and Rapid Life Assessment for Lead Free Solder Joints 1283
Awni Qasaimeh, Susan Lu, and Peter Borgesen – State University of New York, Binghamton

Knowledge-Based Reliability Qualification and an Acceleration Model for Lead-Free Solder Joint 1291
Yuchul Hwang, Hwan-Ki Jeon, Young-Gyun Ryu, and Juseong Kang – Samsung Electronics Company, Ltd.

29: Biosensing and Packaging

Chairs: Bernd Appelt – ASE Group; and Allison Xiao – Henkel Corporation

- Acoustic Impediography: Imaging Surface Acoustic Impedance Using 1-3 Piezo-Composite for Integrated Fingerprinting**..... 1296
Rainer M. Schmitt and Justin Owen – Sonavation Inc.
- Silicon Micro Heater Based Tagging Module and the Biocompatible Packaging for Capsule Endoscope**..... 1300
Ruiqi Lim, Jayakrishnan Chandrappan, Kripesh Vaidyanathan, and Sin Win Shwe – Institute of Microelectronics, A*STAR
- High-Density Electrical Interconnections in Liquid Crystal Polymer (LCP) Substrates for Retinal and Neural Prosthesis Applications**..... 1308
Venky Sundaram, Vijay Sukumaran, Michael E. Cato, Fuhan Liu, and Rao Tummala – Georgia Institute of Technology; Patrick J. Nasiatka, James D. Weiland, and Armand R. Tanguay, Jr. – University of Southern California
- Multiphoton Angiogenesis and Tumor Biomarker Imaging**..... 1314
Kevin D. Belfield – University of Central Florida
- Technology and Design of Innovative Flexible Electrode for Biomedical Applications** 1319
M. Balucani, P. Nenzi, C. Crescenzi, P. Marracino, F. Apollonio, M. Liberti, A. Densi, and C. Colizzi – Sapienza University of Rome
- Embedded Discrete Passives Technology for Bandage-Type Medical Sensors of E-Healthcare System** 1325
Baik-Woo Lee, Seong Woon Booh, and Kunsoo Shin – Samsung Advanced Institute of Technology
- RFDNA: A Wireless Authentication System On Flexible Substrates** 1332
Gerald DeJean and Darko Kirovski – Microsoft Corporation; Vasileios Lakafosis, Anya Traille, Hoseon Lee, Edward Gebara, and Manos Tentzeris – Georgia Institute of Technology
- ## 30: Embedded GHz Systems Packaging
- Chairs: Nanju Na – IBM Corporation; and Amit P. Agrawal – Cisco Systems, Inc.
- Packaging of Ka-Band Patch Antenna and Optoelectronic Components for Dual-Mode Indoor Wireless Communication**..... 1338
Jun Liao, Pengfei Wu, and Z. Rena Huang – Rensselaer Polytechnic Institute; Ali Mirvakili and Valencia Joyner – Tufts University
- Design of a Miniaturized Single Package Radio Solution for Dual Band Wi-MAX Module** 1344
Arun Chandra Kundu, Yasser Hussein, Pouya Talebbeydokhti, and Mohamed Megahed – Intel Corporation
- Design Study of Electronically Steerable Half-Width Microstrip Leaky Wave Antennas** 1348
Jose A. Hejase, Joshua Myers, Leo Kempel, and Prem Chahal – Michigan State University
- A Novel Compact Antenna with a Low Profile Demonstrated on Embedded Wafer Level Packaging (EMWLP) Technology**..... 1354
Ying Ying Lim, Soon Wee David Ho, Ser Choong Chong, Ei Pa Pa Myo, and Teck Guan Lim – Institute of Microelectronics, A*STAR
- High-Q Embedded Inductors in Fan-Out eWLB for 6 GHz CMOS VCO**..... 1363
M. Wojnowski, V. Issakov, G. Knoblinger, K. Pressel, and G. Sommer – Infineon Technologies AG; R. Weigel – University of Erlangen-Nuremberg
- Ultra-Miniaturized WLAN RF Receiver with Chip-Last GaAs Embedded Active**..... 1371
Vivek Sridharan, Abhilash Goyal, Srikrishna Sitaraman, Nitesh Kumbhat, Nithya Sankaran, Hunter Chan, Fuhan Liu, Debasis Dawn, Venky Sundaram and Rao Tummala – Georgia Institute of Technology; Vijay Nair and Telesphor Kamgaing – Intel Corporation; Frank Juskey – TriQuint Semiconductor
- Warpage and Electrical Performance of Embedded Device Package, MCeP**..... 1377
Kouichi Tanaka, Nobuyuki Kurashima, Hajime Iizuka, Kiyoshi Ooi, Yoshihiro Machida, and Tetsuya Koyama – Shinko Electric Industries Co., Ltd.

31: Emerging Materials and Processing for 3D

Chairs: Bing Dang – IBM; and Michael Toepper – Fraunhofer IZM

- Implementation of an Industry Compliant, 5x50 μ m, Via-Middle TSV Technology on 30 mm Wafers** 1384
A. Redolfi, D. Velenis, S. Thangaraju, P. Nolmans, P. Jaenen, M. Kostermans, U. Baier, E. Van Besien, H. Dekkers, T. Witters, N. Jourdan, A. Van Ammel, K. Vandersmissen, S. Rodet, H.G.G. Philipsen, A. Radisic, N. Heylen, Y. Travaly, B. Swinnen and E. Beyne – IMEC
- Impact of Slurry in Cu CMP (Chemical Mechanical Polishing) on Cu Topography of Through Silicon Vias (TSVs), Re-Distributed Layers, and Cu Exposure** 1389
J.C. Chen, P.J. Tzeng, S.C. Chen, C.Y. Wu, C.C. Chen, Y.C. Hsin, J.H. Lau, Y.F. Hsu, S.H. Shen, S.C. Liao, C.H. Ho, C.H. Lin, T.K. Ku and M.J. Kao – Industrial Technology Research Institute (ITRI)
- Novel Thinning/Backside Passivation for Substrate Coupling Depression of 3D IC** 1395
Woonseong Kwon, Jaesik Lee, Vincent Lee, Justin Seetoh, Yenchen Yeo, YeeMong Khoo, Nagarajan Ranganathan, Keng Hwa Teo, and Shan Gao – Institute of Microelectronics, A*STAR
- A 10 μ m Pitch Interconnection Technology Using Micro Tube Insertion into Al-Cu for 3D Applications** 1400
B. Goubault de Brugière, F. Marion, M. Fendler, V. Mandrillon, M. Volpert, and H. Ribot – CEA-LETI-MINATEC;
A. Hazotte – Université Paul-Verlaine
- Cost-Effective Lithography for TSV-Structures** 1407
Uwe Vogler and Reinhard Völkel – SUSS MicroOptics SA; Frank Windrich, Andreas Schenke, and Matthias Böttcher – Fraunhofer IZM; Ralph Zoberbier – SUSS MicroTec GmbH
- Embedded 3D BioMEMS for Multiplexed Label Free Detection** 1412
Arvind Sai Sarathi Vasan, Ravi Doraiswami, and Michael Pecht – University of Maryland
- Modeling of Electromigration in Through-Silicon-Via Based 3D IC** 1420
Jiwoo Pak and David Z. Pan – University of Texas, Austin; Mohit Pathak and Sung Kyu Lim – Georgia Institute of Technology
- 32: 3D Package Reliability**
Chairs: Keith Newman – Oracle; and Scott Savage – Medtronic Microelectronics Center
- Design and Reliability Analysis of Pyramidal Shape 3-Layer Stacked TSV Die Package** 1428
F.X. Che, T.C. Chai, Sharon P.S. Lim, Ranjan Rajoo, and Xiaowu Zhang – Institute of Microelectronics, A*STAR
- Interfacial Reliability and Micropartial Stress Analysis between TSV and CPB through NIT and MSA** 1436
Gyujei Lee, Yu-Hwan Kim, Suk-Woo Jeon, and Kwang-Yoo Byun – Hynix Semiconductor, Inc.;
Dongil Kwon – Seoul National University
- Electro- and Thermomigration in Micro Bump Interconnects for 3D Integration** 1444
L. Meinshausen and K. Weide-Zaage – Leibniz University; M. Petzold – Fraunhofer IWM
- Characterization and Failure Analysis of TSV Interconnects: From Non-Destructive Defect Localization to Material Analysis with Nanometer Resolution** 1452
M. Krause, F. Altmann, C. Schmidt, and M. Petzold – Fraunhofer IWM; D. Malta and D. Temple – RTI International
- Fracture-Mechanical Interface Characterisation for Thermo-Mechanical Co-Design—an Efficient and Comprehensive Method for Critical Mixed-Mode Data Extraction** 1459
B. Wunderle – Chemnitz University of Technology, Fraunhofer ENAS, Fraunhofer IZM; M Schulz – Chemnitz University of Technology, Angewandte Micro-Messtechnik GmbH; J. Keller – Angewandte Micro-Messtechnik GmbH; G. Schlottig and H. Pape – Infineon Technologies AG; I Maus – Infineon Technologies AG, Fraunhofer ENAS; D. May and O. Hölk – Chemnitz University of Technology, Fraunhofer IZM; B. Michel – Fraunhofer ENAS
- Characterization and Reliability Assessment of Solder Microbumps and Assembly for 3D IC Integration** 1468
Ching Kuan Lee, Tao-Chih Chang, Yu-Jiau Huang, Huan-Chun Fu, Jui-Hsiung Huang, Zhi-Cheng Hsiao, John H. Lau, Cheng-Ta Ko, Ren-Shin Cheng, Pei-Chen Chang, Kuo-Shu Kao, Yu-Lan Lu, Robert Lo, and M.J. Kao – Industrial Technology Research Institute (ITRI)

Temperature-Dependent Thermal Stress Determination for Through-Silicon-Vias (TSVs) by Combining Bending Beam Technique with Finite Element Analysis	1475
Kuan H. Lu, Suk-Kyu Ryu, Qiu Zhao, Jay Im, Rui Huang, and Paul S. Ho – University of Texas, Austin; Klaus Hummler – siXis Inc.	
 33: Advanced Wirebonds	
Chairs: William Chen – ASE-US, Inc.; and Prema Palaniappan – Texas Instruments, Inc.	
 Growth of CuAl Intermetallic Compounds in Cu and Cu(Pd) Wire Bonding	1481
Y.H. Lu, Y.W. Wang, and C.R. Kao – National Taiwan University; B.K. Appelt and Y.S. Lai – Advanced Semiconductor Engineering, Inc.	
 Wire Bonding of Cu and Pd Coated Cu Wire: Bondability, Reliability, and IMC Formation.....	1489
Ivy Qin, Horst Clauberg, Ray Cathcart, Bob Chylak, and Cuong Huynh – Kulicke and Soffa Industries, Inc.; Hui Xu and Viola L. Acoff – University of Alabama	
 Over Pad Metallization for High Temperature Interconnections	1496
S. Qu, S. Athavale, A. Prabhu, A. Xu, L. Nguyen, A. Poddar, C.S. Lee, Y.C. How, and K.C. Ooi – National Semiconductor	
 Die to Die Copper Wire Bonding Enabling Low Cost 3D Packaging.....	1502
Flynn Carson, Hun Teak Lee, Jae Hak Yee, Jeffrey Punzalan, and Edward Fontanilla – STATS ChipPAC	
 Copper Wire Bonding on Low-k/Copper Wafers with Bond Over Active (BOA) Structures for Automotive Customers	1508
Tu Anh Tran, Chu-Chung (Stephen) Lee, Varughese Mathew, and Leo Higgins – Freescale Semiconductor Inc.	
 Free-Air Ball Formation and Deformability with Pd Coated Cu Wire	1516
A. Rezvani, M. Mayer, A. Shah, and N. Zhou – University of Waterloo; S.J. Hong and J.T. Moon – MK Electron Company, Limited	
 Effect of Heat Affected Zone on the Mechanical Properties of Copper Bonding Wire.....	1523
Dong Liu, Haibin Chen, and Jingshen Wu – Hong Kong University of Science & Technology (HKUST); Fei Wong, Kan Lee, and Ivan Shiu – NXP Semiconductors Hong Kong Ltd.	
 34: Novel Packaging Technologies	
Chairs: Raj N. Master – Microsoft Corporation; and Paul M. Harvey – IBM Corporation	
 Package-Die Co-Optimization for Improved Performance and Lower Cost: A 32nm 10-Core Xeon CPU Case Study	1529
Srikanth Balasubramanian and David Ayers – Intel Corporation; Arun Chandrasekhar, Surya Prekke, Bhunesh Kshatri, and Srikrishnan Venkataraman – Intel India	
 A Highly Reliable Measurement of Thermal Transport Properties of Vertically Aligned Carbon Nanotube Arrays	1536
Wei Lin – Georgia Institute of Technology; C.P. Wong – Chinese University of Hong Kong	
 Si Microchannel Cooler Integrated with High Power Amplifiers for Base Station of Mobile Communication Systems	1541
Yoshihiro Mizuno, Ikuo Soga, Shinichi Hirose, Osamu Tsuboi, and Taisuke Iwai – Fujitsu Laboratories, Ltd.	
 A Study on an Ultra Thin PoP Using Through Mold Via Technology.....	1547
Akito Yoshida, Shengmin Wen, and Wei Lin – Amkor Technology, Inc.; Jae Yun Kim – Amkor Technology, Korea; Kazuo Ishibashi – Nokia Japan Company, Ltd.	
 Novel Low Temperature Hermetic Sealing of Micropackages.....	1552
Thomas F. Marinis and Joseph W. Soucy – Charles Stark Draper Laboratory	
 Millimeter-Wave Multichip BGA Package for InP Circuits Utilizing a Laminated Ceramic and Organic Substrate	1562
Donald Schott – Agilent Technologies, Inc.	
 Through Silicone Vias: Multilayer Interconnects for Stretchable Electronics	1567
Joshua C. Agar, Jessica Durden, Rongwei Zhang, Daniela Staiculescu, and C.P. Wong – Georgia Institute of Technology	

35: Microfluidics and MEMs

Chairs: James Jian Zhang – Numonyx Corporation; and Nancy Stoffel – Infotonics Technology Center

Polymer Opto-Electronic-Fluidic Detection Module on Plastic Film Substrates 1572
Anna Ohlander, Markus Burghart, Christof Strohhofer, Dieter Bollmann, Christof Landesberger, and Gerhard Klink – Fraunhofer EMFT; Karlheinz Bock – Fraunhofer EMFT, University of Berlin

Microfluidic Printed Circuit Boards 1576
Liang Li Wu, Sarkis Babikian, Guann-Pyng Li, and Mark Bachman – University of California, Irvine

Stretchable Microfluidic Electric Circuit Applied for Radio Frequency Antenna 1582
Masahiro Kubo – NEC Corporation; Xiaofeng Li, Choongik Kim, Michinao Hashimoto, Benjamin J. Wiley, Donhee Ham, and George M. Whitesides – Harvard University

Zero-Level Packaging for (RF-)MEMS Implementing TSVs and Metal Bonding 1588
Nga P. Pham, Vladimir Cherman, Bart Vandeveld, Paresh Limaye, Nina Tutunjan, Roelof Jansen, Nele Van Hoovels, Deniz S. Tezcan, Philippe Soussan, Eric Beyne, and Harrie A.C. Tilmans – IMEC

Applications on MEMS Packaging and Micro-Reactors Using Wafer-Level Glass Cavities by a Low-Cost Glass Blowing Method 1596
Jintang Shang, Boyin Chen, Di Zhang, and Chao Xu – Southeast University; Wei Lin and Ching-Ping Wong – Georgia Institute of Technology

A New Wafer-Level Packaging Technology for MEMS with Hermetic Micro-Environment 1604
Rajen Chanchani, Christopher D. Nordquist, Roy H. Olsson III, Tracy Peterson, Randy Shul, Catalina Ahlers, Thomas A. Plut, and Gary A. Patrizi – Sandia National Labs

Gold-Tin Bonding for 200mm Wafer Level Hermetic MEMS Packaging 1610
A. Garnier, E. Lagoutte, X. Baillin, C. Gillot, and N. Sillon – CEA-LETI-MINATEC

36: High Power LEDs and Lasers

Chairs: Fuad Doany – IBM Corporation; and Kannan Raj – Sun Labs, Oracle

LED Packaging Using Silicon Substrate with Cavities for Phosphor Printing and Copper-filled TSVs for 3D Interconnection 1616
Rong Zhang – Hong Kong University of Science & Technology (HKUST); S.W. Ricky Lee – Hong Kong University of Science and Technology (HKUST); David Guowei Xiao and Haiying Chen – Advanced Photoelectronic Packaging Ltd.

Silicon-Based, Wafer-Level Packaging for Cost Reduction of High Brightness LEDs 1622
Thomas Uhrmann, Thorsten Matthias, and Paul Lindner – EV Group

High Humidity Resistance of High-Power, White-Light-Emitting Diode Modules Employing Ce:YAG Doped Glass 1626
Chun-Chin Tsai, Jyun-Sian Liou, Wei-Chih Cheng, Cheng-Hsun Chung, Ming-Hung Chen, Jimmy Wang, and Wood-Hi Cheng – National Sun Yat-Sen University

Performance of High-Brightness LEDs with VACNT-TIM on Aluminum Heat Spreaders 1631
Zhaoli Gao, Kai Zhang, and M.M.F. Yuen – Hong Kong University of Science and Technology (HKUST)

Thermal Improvements for High Power UV LED Clusters 1636
Marc Schneider, Benjamin Leyrer, Christian Herbold, Klaus Trampert, and Jürgen J. Brandner – Karlsruhe Institute of Technology

Wafer-Level Glass-Caps for Advanced Optical Applications 1642
Juergen Leib, Oliver Gyenge, Ulli Hansen, and Simon Maus – MSG Lithoglas AG; Karin Hauck, Kai Zoschke, and Michael Toepper – Fraunhofer IZM

Inline Thermal Transient Testing of High Power LED Modules for Solder Joint Quality Control 1649
Gordon Elger, Reinhard Lauterbach, Kurt Dankwart, and Christopher Zilkens – Philips Technology GmbH

37: Posters 1

Chairs: Nam Pham – IBM Corporation; and Mark Eblen – Kyocera America, Inc.

Effect of Blind Hole Depth and Shape of Solder Joint on the Reliability of Through Silicon Via (TSV)	1657
Zhimin Wan, Xiaobing Luo, and Sheng Liu – Huazhong University of Science & Technology (HUST)	
Compact Thermal Model for Microchannel Substrate with High Temperature Uniformity Subjected to Multiple Heat Sources	1662
Zhangming Mao, Xiaobing Luo, and Sheng Liu – Huazhong University of Science & Technology (HUST)	
Pitfalls and Solutions of Replacing Gold Wire with Palladium Coated Copper Wire in IC Wire Bonding	1673
Lei-Jun Tang and Yue-Jia Zhang – Institute of Microelectronics, A*STAR; Hong-Meng Ho – Semicon Fine Wire Pte. Ltd.; Wei Koh – Powertech Technology Inc.; Kay-Soon Goh – Semicon Fine Wire Pte Ltd.; Chun-Shu Huang and Yung-Tsan Yu – NiChing Industrial Corporation	
Thermal Behaviours of Silicone Based Optical Interconnects with Mirror Optical Coupling	1679
Dengke Cai and A. Neyer – TU Dortmund	
Stress Analysis During Assembly and Packaging	1684
Thomas Schreier-Alt and Frank Ansorge – Fraunhofer IZM; Katrin Unterhofer – TU Berlin; Klaus-Dieter Lang – Fraunhofer Institute IZM	
Green Manufacturing Process for Solderless PCB Assembly Using Uniform Pressure Surface Interconnector and Anisotropic Conductive Film	1691
Kyung-Woon Jang, Chang-Kyu Chung, Jiyoung Jang, Soon-Min Hong, Min-Young Park, and Youngjun Moon – Samsung Electronics Co., Ltd.; Seungbae Park – State University of New York, Binghamton	
Correlation between Electrical and Mechanical Properties of Polymer Composite	1697
I.B. Vendik, O.G. Vendik, V.P. Afanasjev, I.M. Sokolova, and D.A. Chigirev – St. Petersburg Electrotechnical University; R.A. Castro – Russian State Pedagogical University; K.M.B. Jansen and L.J. Ernst – Delft University of Technology; P. Timmermans – Philips Applied Technologies	
Modeling and Optimization of Energy Harvesting-Systems under Non-Ideal Operating Temperatures with Regard to Availability of Power-Supply and Reduction of Environmental Impacts	1703
Stephan Benecke, Andreas Middendorf, and Klaus-Dieter Lang – TU Berlin; Nils F. Nissen – Fraunhofer IZM	
Ultra Low Cost Wafer Level Via Filling and Interconnection Using Conductive Polymer	1711
D. Saint-Patrice, F. Jacquet, C. Bridoux, S. Bolis, R. Anciant, A. Pouydebasque, and A. Sillon – CEA-LETI-MINATEC; E. Vigier-Blanc – STMicroelectronics	
Structure-Dependent Dielectric Constant in Thin Laminate Substrates	1717
Hyun-Tai Kim, Yong-Taek Lee, Gwang Kim, and Billy Ahn – STATS ChipPAC, Inc.; Kai Liu – STATS ChipPAC, Ltd.; Robert C. Frye – RF Design Consulting, LLC	
Critical New Issues Relating to Interfacial Reactions Arising from Low Solder Volume in 3D IC Packaging	1723
H.Y. Chuang, W.M. Chen, W.L. Shih, and C.R. Kao – National Taiwan University; Y.S. Lai – Advanced Semiconductor Engineering, Inc.	
Void Growth in Thermosonic Copper/Gold Wire Bonding on Aluminum Pads	1729
H. Xu and V.L. Acoff – University of Alabama; C. Liu and V.V. Silberschmidt – Loughborough University; Z. Chen – Nanyang Technological University	
Study on Microstructures and Tensile Properties of Active Solder Alloy	1736
Mingxiang Chen, Cong Peng, Xing Chen, and Sheng Liu – Huazhong University of Science & Technology (HUST), Wuhan National Lab for Optoelectronics	
Characterization of Intermetallic Compound (IMC) Growth in Cu Wire Ball Bonding on Al Pad Metallization	1740
SeokHo Na, TaeKyeong Hwang, JungSoo Park, JinYoung Kim, HeeYeoul Yoo, and ChoonHeung Lee – Amkor Technology	
Bumping and Stacking Processes for 3D IC Using Flux-Free Polymer	1746
Kwang-Seong Choi, Ki-Jun Sung, Hyun-Cheol Bae, Jong-Tae Moon, and Yong-Sung Eom – Electronics and Telecommunications Research Institute (ETRI)	

Co-Design of Flip Chip Interconnection with Anisotropic Conductive Adhesives and Inkjet-Printed Circuits for Paper-Based RFID Tags	1752
Li Xie, Jue Shen, Jia Mao, Fredrik Jonsson, and Lirong Zheng – Royal Institute of Technology (KTH)	
Process Development and Reliability Study with Anisotropic Conductive Film Bonding on Multiple Types of PCB Surface Finishes	1758
Jenson Lee, David Geiger, and Dongkai Shangguan – Flextronics International	
Design and Fabrication of a Test Chip for 3D Integration Process Evaluation	1764
Chongshen Song – Chinese Academy of Sciences; Zheyao Wang and Litian Liu – Tsinghua University	
Low-Temperature Bonding of LSI Chips to Polymer Substrate Using Au Cone Bump for Flexible Electronics	1770
Takanori Shuto, Naoya Watanabe, Akihiro Ikeda, and Tanemasa Asano – Kyushu University	
38: Posters 2	
Chairs: Nam Pham – IBM Corporation; and Mark Eblen – Kyocera America, Inc.	
Recrystallization Behavior of Lead Free and Lead Containing Solder in Cycling	1775
Awni Qasaimeh, Younis Jaradat, Luke Wentlent, Linlin Yang, Babak Arfaei, and Peter Borgesen – State University of New York, Binghamton; Liang Yin – Universal Instruments Corporation	
Microstructures of Silver Films Plated on Different Substrates and Annealed at Different Conditions	1782
Wen P. Lin, Chu-Hsuan Sha, Pin J. Wang, and Chin C. Lee – University of California, Irvine	
Formation of Through Aluminum Via for Noble Metal PCB and Packaging Substrate	1787
Jung Kyu Park, Seung Hwan Choi, and Myoung Soo Choi – Samsung LED; Young Ki Lee and Sang Hyun Shin – Samsung Electro-Mechanics	
A Through-Silicon-Via to Active Device Noise Coupling Study for CMOS SOI Technology	1791
Xiaomin Duan – IBM T.J. Watson Research Center, TU Hamburg-Harburg; Xiaoxiong Gu – IBM T.J. Watson Research Center; Jonghyun Cho and JoungHo Kim – KAIST	
Analysis of Thermo-Mechanical Behavior of ITO Layer on PET Substrate	1796
Hyo-Soo Lee, Jae-Oh Bang, and Hai-Joong Lee – Korea Institute of Industrial Technology (KITECH); Gyu-Je Lee – Hynix Semiconductor; Kyung-Hoon Chai – LG Innotek Co. Ltd.; Seung-Boo Jung – Sungkyunkwan University	
Development of a Non-Conductive, No-Flow, Wafer-Level Underfill	1800
Chan-Lu Su, Kuo Yu Yeh, and Chang Chih Lin – Powertech Technology Inc.	
Electrical and Aging Characterization of Organic Capacitive Substrate	1805
Yun-Tien Chen, Shur-Fen Liu, Chin-Hsien Hung, and Meng-Huei Chen – Industrial Technology Research Institute (ITRI); Wei-Hsuan Wang – Taiwan Union Technology Corporation	
Integrated Process for Silicon Wafer Thinning	1811
Shengjun Zhou – Shanghai Jiao Tong University; Chuan Liu and Xiaobing Luo – Huazhong University of Science and Technology (HUST); Xuefang Wang – Huazhong University of Science & Technology (HUST); Sheng Liu – Shanghai Jiao Tong University, Huazhong University of Science and Technology (HUST)	
Characterization of Thermo-Mechanical Stress and Reliability Issues for Cu-Filled TSVs	1815
Dean Malta, Christopher Gregory, Matthew Lueck, and Dorota Temple – RTI International; Michael Krause, Frank Altmann, and Matthias Petzold – Fraunhofer IWM; Michael Weatherspoon and Joshua Miller – Harris Corporation	
An Embedded Wi-Fi Front-End-Module in Printed-Circuit-Board by Employing Printed Lines	1822
Jong-In Ryu, Se-Hoon Park, Dongsu Kim, and Jun-Chul Kim – Korea Electronics Technology Institute	
Microstrip Antenna Tuning Using Variable Reactive Microelectromechanical Systems	1828
Steven C. Yee, Christopher R. Anderson, Harry K. Charles, Samara L. Firebaugh, and Deborah M. Mechtel – United States Naval Academy	
Silicon Microfilter Device Fabrication and Characterization for Diverse Microfluidics Applications	1834
Bivragh Majeed, Lei Zhang, Deniz S. Tezcan, Philippe Soussan, and Paolo Fiorini – IMEC	

Investigation of Various Photo-Patternable Adhesive Materials and Their Processing Conditions for MEMS Sensor Wafer Bonding	1839
Jonghyun Kim – Institute of Microelectronics, A*STAR; Il Kim and Kyung-Wook Paik – KAIST	
Maximum Channel Density in Multimode Optical Waveguides for Parallel Interconnections	1847
Takaaki Ishigure, Ryota Ishiguro, Hisashi Uno, and Hsiang-Han Hsu – Keio University	
Advanced Wafer Thinning and Handling for Through Silicon Via Technology	1852
Jaesik Lee, Vincent Lee, Justin Seetoh, Serene Mei Ling Thew, Yen Chen Yeo, Hong Yu Li, Keng Hwa Teo, and Shan Gao – Institute of Microelectronics, A*STAR	
Achievement of Low Temperature Chip Stacking by a Wafer-Applied Underfill Material	1858
Ren-Shin Cheng, Kuo-Shu Kao, Jing-Yao Chang, Yin-Po Hung, Tsung-Fu Yang, Yu-Wei Huang, Su-Mei Chen, and Tao-Chih Chang – Industrial Technology Research Institute (ITRI); Qiaohong Huang, Rose Guino, Gina Hoang, Jie Bai, and Kevin Becker – Henkel Corporation	
An Efficient Modeling of the Multi-Gigabit SSO Interference to the Pre-Driver in the Weak Power Supply System Based on the Charge Exchange Domain Partitioning Technique with Intentionally Utilizing High Power Supply Impedance	1864
Ryuichi Oikawa – Renesas Electronics Corporation	
Effect of Fine Solder Ball Diameters on Intermetallic Growth of Sn-Ag-Cu Solder at Cu and Ni Pad Finish Interfaces During Thermal Aging	1870
Yong-Sung Park and Kyung-Wook Paik – KAIST; Jeong-Tak Moon, Young-Woo Lee, and Jae-Hong Lee – MK Electron Co., Ltd	
An Efficient Edge Traces Technique for 3D Interconnection of Stack Chip	1878
Sun-Rak Kim, Ah-Young Park, Choong D. Yoo, and Seung S. Lee – KAIST; Jae Hak Lee and Jun-Yeob Song – Korea Institute of Machinery and Materials	
39: Posters 3	
Chairs: Nam Pham – IBM Corporation; and Mark Eblen – Kyocera America, Inc.	
Evaluation of the Use of a Rubber Buffer Layer to Protect Embedded SIP Devices from High Mechanical Forces	1883
Amjad Alsakarneh, Liam Moore, and John Barrett – Cork Institute of Technology	
Microwave Artificially Structured Periodic Media Microfluidic Sensor	1889
Nophadon Wiwatcharagoses, Kyoung Youl Park, Jose A. Hejase, Lanea Williamson, and Prem Chahal – Michigan State University	
Effect of Chemical Aging on Warpage for Encapsulated Packages—Characterization and Simulation	1894
Tz-Cheng Chiu and Hong-Wei Huang – National Cheng Kung University; Yi-Shao Lai – Advanced Semiconductor Engineering, Inc.	
Prospects and Limits in Wafer-Level-Packaging of Image Sensors	1901
Martin Wilke, Kai Zoschke, Michael Toepper, Oswin Ehrmann, Herbert Reichl, and Klaus-Dieter Lang – Fraunhofer IZM; Frank Wippermann – Fraunhofer IOF	
Evaluation of Additives and Current Mode on Copper Via Filling	1908
Myung-Won Jung and Jae-Ho Lee – Hongik University; Young-Sik Song and Tae-Hong Yim – Korea Institute of Industrial Technology	
Electropolishing and Electroless Plating of Copper and Tin to Replace CMP and Lithographic Processes in Cu/Sn Bump Fabrication	1913
Myung-Won Jung and Jae-Ho Lee – Hongik University; Seoung-Hun Kim and Yun-Sung Moon – LS-Nikko Company; Suk-Ei Lee and Yeong-Kwon Ko – Samsung Electronics Company	
Effects of Bonding Parameters and ACF Material Properties on the ACF Joint Morphology in Ultrasonic Bonding	1917
Yoo-Sun Kim – Institute of Microelectronics, A*STAR; Kiwon Lee, Won-Chul Kim, and Kyung-Wook Paik – KAIST	
Miniature Detachable Photonic Turn Connector for Optical Module Interface	1922
Darrell Childers, Eric Childers, Joe Graham, Mike Hughes, Dirk Schoellner, and Alan Ugolini – US Conec, Ltd.	

Conformal Atomic Layer Deposition (ALD) of Alumina on High Surface-Area Porous Copper Electrodes to Achieve Ultra-High Capacitance Density on Silicon Interposers	1928
Kanika Sethi, Himani Sharma, P. Markondeya Raj, Venky Sundaram, and Rao Tummala – Georgia Institute of Technology	
Electromigration Prediction and Test for 0.18μm Power Technology in Wafer Level Reliability	1933
Jifa Hao, Yong Liu, and Mark Rioux – Fairchild Semiconductor Corporation; Yuanxiang Zhang and Lihua Liang – Zhejiang University of Technology	
Novel Chip Stacking Process for 3D Integration	1939
Jaesik Lee, Daniel M. Fernandez, Myo Paing, Yen Chen Yeo, and Shan Gao – Institute of Microelectronics, A*STAR	
Identification of Failure Modes in Portable Electronics Subjected to Mechanical-Shock Using Supervised Learning of Damage Progression	1944
Pradeep Lall and Prashant Gupta – Auburn University; Kai Goebel – NASA Ames Research Center	
Thermal Modeling for Silicon-On-Sapphire (SOS) Based Power Amplifier Design in Wireless Communication	1958
John Zhiyuan Yang and Shing Lee – Peregrine Semiconductor	
Compact 3D Integrable SU8 Embedded Microwave Bandpass Filters Using Complementary Split Ring Resonator Loaded Half Mode Substrate Integrated Waveguide	1963
D.E. Senior, X. Cheng, P. Jao, C. Kim, and Y.K. Yoon – University of Florida	
Compact Electromagnetic-Bandgap Structures for Embedding into Si and Glass Interposers	1970
Koichi Takemura, Noriaki Ando, Hiroshi Toyao, Takashi Manako, and Tsuneo Tsukagoshi – NEC Corporation	
Delamination Toughness of Cu-EMC Interfaces at Harsh Environment	1976
M. Sadeghinia, K.M.B Jansen, and L.J. Ernst – Delft University of Technology; G. Schlottig and H. Pape – Infineon Technologies AG	
Study on TSV with New Filling Method and Alloy for Advanced 3D-SiP	1981
Akihiro Tsukada, Ryohei Sato, Yukihiro Sato, Yoshiharu Iwata, and Hidenori Murata – Osaka University; Shigenobu Sekine, Ryuji Kimura, and Keijiroh Kishi – Napura Co., Ltd.	
Solution-Derived Electrodes and Dielectrics for Low-Cost and High-Capacitance Trench and Through-Silicon-Via (TSV) Capacitors	1987
Yushu Wang, Shu Xiang, P. Markondeya Raj, Himani Sharma, and Rao Tummala – Georgia Institute of Technology; Byron Williams – Texas Instruments	
40: Posters 4	
Chairs: Nam Pham – IBM Corporation; and Mark Eblen – Kyocera America, Inc.	
Electrical, Optical, and Fluidic Through-Silicon Vias for Silicon Interposer Applications	1992
Mahavir S. Parekh, Paragkumar A. Thadesar, and Muhannad S. Bakir – Georgia Institute of Technology	
Mechanical Characterization of Nickel Nanowires by Using a Customized Atomic Microscope in Scanning Electron Microscope	1999
Emrah Celik, Ibrahim Guven, and Erdogan Madenci – University of Arizona	
Variation-Tolerant and Low-Power Clock Network Design for 3D ICs	2007
Xin Zhao, Saibal Mukhopadhyay, and Sung Kyu Lim – Georgia Institute of Technology	
Reliability of Fine Pitch Halogen-Free Organic Substrates for Green Electronics	2015
Koushik Ramachandran, Fuhan Liu, Nitesh Kumbhat, Venky Sundaram, and Rao Tummala – Georgia Institute of Technology; Mark Wilson – Dow Chemical Company	
High Throughput and Fine Pitch Cu-Cu Interconnection Technology for Multichip Chip-Last Embedding	2021
Abhishek Choudhury, Nitesh Kumbhat, Sadia A. Khan, P. Markondeya Raj, Venky Sundaram, and Rao Tummala – Georgia Institute of Technology; Georg Meyer-Berg – Infineon Technologies AG	
LSI Packaging Development for High-End CPU Built into Supercomputer	2028
Joji Fujimori – Fujitsu Semiconductor Limited; Masateru Koide – Fujitsu Advanced Technologies Limited	

In-Plane/Out-of-Plane Mixed Probe Techniques to Obtain the RF Characteristics of the SMA Connectors	2033
Kuan-Chung Lu, Tzyy-Sheng Horng, and Lih-Tyng Hwang – National Sun Yat-Sen University	
Coupled Electrical and Thermal 3D IC Centric Microfluidic Heat Sink Design and Technology	2037
Yue Zhang, Calvin R. King Jr., Jesal Zaveri, Yoon Jo Kim, Vivek Sahu, Yogenda Joshi, and Muhannad S. Bakir – Georgia Institute of Technology	
Nanocomposite for Low Stress Underfill	2045
Ziyin Lin and Kyung-Sik Moon – Georgia Institute of Technology; Ching-Ping Wong – Georgia Institute of Technology, Chinese University of Hong Kong	
Self-Assembly Technologies with High-Precision Chip Alignment and Fine-Pitch Microbump Bonding for Advanced Die-to-Wafer 3D Integration	2050
T. Fukushima, Y. Ohara, M. Murugesan, J.-C. Bea, K.-W. Lee, T. Tanaka, and M. Koyanagi – Tohoku University	
Analysis of CNT Based 3D TSV for Emerging RF Applications	2056
Anurag Gupta, Bruce C. Kim, Sukeshwar Kannan, and Sai Shravan Evana – University of Alabama; Li Li – Cisco Systems, Inc.	
Tin-Bismuth Plating for Component Finishes	2060
Rui Zhang, Jaiwei Zhang, John Evans, and Wayne Johnson – Auburn University; Jan Vardaman – TechSearch International, Inc.; Issei Fujimura – Ishihara Chemical Co., Ltd.; Andy Tseng – Advanced Semiconductor Engineering, Inc; Jeff Knight – Endicott Interconnect	
Impact of Board Configuration and Shock Loading Conditions for Board Level Drop Test	2067
Pradosh Guruprasad and James Pitarresi – Binghamton University; Brian Roggeman – Binghamton University, Universal Instruments Corp.	
Enhancement of Dielectric Strength and Processibility of High Dielectric Constant Al Nanocomposite by Organic Molecule Treatment	2073
Zhuo Li, Kyoung-Sik Moon, and Saewon Kim – Georgia Institute of Technology; C.P. Wong – Georgia Institute of Technology, Chinese University of Hong Kong	
Low Temperature Cu-Cu Direct Bonding Using Formic Acid Vapor Pretreatment	2079
Wenhua Yang, Hiroyuki Shintani, Masatake Akaike, and Tadatomo Suga – University of Tokyo	
Modeling, Optimization and Benchmarking of Chip-to-Chip Electrical Interconnects with Low Loss Air-Clad Dielectrics	2084
Vachan Kumar and Azad Naeemi – Georgia Institute of Technology; Rizwan Bashirullah – University of Florida	
Advanced Solder TSV Filling Technology Developed with Vacuum and Wave Soldering	2091
Young-Ki Ko, Chang-Woo Lee, and Sehoon Yoo – Korea Institute of Industrial Technology (KITECH); Hiromichi T. Fujii and Yutaka S. Sato – Tohoku University	
41: Student Posters	
Chairs: Nam Pham – IBM Corporation; and Mark Eblen – Kyocera America, Inc.	
Ultra-Compact Dual-Band WLAN Filter Using Independent Band Stop Resonators	2096
Jun H. Park, Seong J. Cheon, and Jae Y. Park – Kwangwoon University; Jeong T. Lim – SGR Tech Co., Ltd.	
The Development of Thin Film Barriers for Encapsulating Organic Electronics	2101
Yongjin Kim, Namsu Kim, Hyungchul Kim, and Samuel Graham – Georgia Institute of Technology	
Metamaterial-Inspired Absorbers for Terahertz Packaging Applications	2107
Kyoung Youl Park, Jose A. Hejase, Collin S. Meierbachthol, Nophadon Wiwatcharagoses, and Prem Chahal – Michigan State University	
Novel ZnO Nanowires/Silicon Hierarchical Structures for Superhydrophobic, Low Reflection, and High Efficiency Solar Cells	2114
Yan Liu, Ziyin Lin, and Kyoung Sik Moon – Georgia Institute of Technology; C.P. Wong – Georgia Institute of Technology, Chinese University of Hong Kong	

Micro Texture Dependence of the Mechanical and Electrical Reliability of Electroplated Copper Thin Film Interconnections	2119
Naokazu Murata, Naoki Saito, Fumiaki Endo, Kinji Tamakawa, Ken Suzuki, and Hideo Miura – Tohoku University	
Characterization of the Mechanical Properties of Actual Solder Joints Using DIC	2126
Tung T. Nguyen and Seungbae Park – State University of New York, Binghamton	
Vertical Interconnect Measurement Techniques Based on Double-Sided Probing System and Short-Open-Load-Reciprocal Calibration	2130
Kuan-Chung Lu, Yi-Chieh Lin, and Tzyy-Sheng Horng – National Sun Yat-Sen University; Sung-Mao Wu – National University of Kaohsiung; Chen-Chao Wang, Chi-Tsung Chiu, and Chih-Pin Hung – Advanced Semiconductor Engineering Group	
Damage Prediction in Graphene Thermoplastics for Potential Electronic Packaging Applications	2134
Erkan Oterkus – National Institute of Aerospace; Erdogan Madenci – University of Arizona	
Multi-Path Fan-Shaped Compliant Off-Chip Interconnects	2141
Robert E. Lee, Raphael Okereke, and Suresh K. Sitaraman – Georgia Institute of Technology	
Air Cavity Low-Loss Transmission Lines for High Speed Serial Link Applications	2146
Jikai Chen, Yan Hu, and Rizwan Bashirullah – University of Florida; Yu-Chun Chen, Rajarshi Saha, and Paul Kohl – Georgia Institute of Technology	
The Use of Implicit Mode Functions to Drop Impact Dynamics of Stacked Chip Scale Packaging	2152
Liangbiao Chen and Gang Sheng – University of Alaska; Cheng-Fu Chen and Terrence Wilburn – University of Alaska Fairbanks	
Large-Area Low-Cost Substrate Compatible CNT Schottky Diode for THz Detection	2158
Xianbo Yang and Prem Chahal – Michigan State University	
Room Temperature SiO₂ Wafer Bonding by Adhesion Layer Method	2165
Ryuichi Kondou and Tadatomo Suga – University of Tokyo	
Electromagnetic-SPICE Modeling and Analysis of 3D Power Network	2171
Zheng Xu – Rensselaer Polytechnic Institute (RPI); Jian-Qiang Lu – Rensselaer Polytechnic Institute; Bucknell C. Webb and John U. Knickerbocker – IBM T.J. Watson Research Center	
Design and Characterization of Power Delivery System for Multi-Chip Package with Embedded Discrete Capacitors	2179
Hung-Hsiang Cheng and Chih-Wen Kuo – National Sun Yat-Sen University; Po-Chih Pan, Yi-Hua Chen, and Kuo-Hua Chen – Advanced Semiconductor Engineering, Inc.; Li Li, Ken Han, and Glenn Cooper – Cisco Systems, Inc.	
Watt-Level Wireless Power Transfer Based on Stacked Flex Circuit Technology	2185
Xuehong Yu, Florian Herrault, Chang-Hyeon Ji, Seong-Hyok Kim, and Mark G. Allen – Georgia Institute of Technology; Gianpaolo Lisi, Luu Nguyen, and David I. Anderson – National Semiconductor Corporation	
Assessment of Current Density Singularity in Electromigration of Solder Bumps	2192
Pridhvi Dandu and Xuejun Fan – Lamar University	