

# **2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era**

**(DTIS 2011)**

**Athens, Greece  
6-8 April 2011**



**IEEE Catalog Number: CFP1193A-PRT  
ISBN: 978-1-61284-899-0**

# TABLE OF CONTENTS

<b>Keynote Speech 1: Leakage Power in Nanometric CMOS: Challenges and Trends.....</b>	<b>1</b>
<i>J. Figueras</i>	

## **POSTER SESSION 1: DESIGN**

<b>A Mixed Signal Multiplier Using A2 Binary Representation Dedicated to Neural Networks Applications.....</b>	<b>2</b>
<i>H. Boukadida, N. Hassen, Z. Gafsi, K. Besbes</i>	
<b>A Novel Parallel Architecture for Low Voltage-Low Power DLL-Based Frequency Multiplier .....</b>	<b>6</b>
<i>M. Gholami, M. Sharifkhani, M. Hashemi</i>	
<b>Low Voltage and Low Power DLL-Based Frequency Synthesizer for Covering VHF Frequency Band .....</b>	<b>10</b>
<i>M. Gholami, M. Sharifkhani, M. Hashemi</i>	

## **ANALOG, MIXED SIGNAL AND RF SYSTEMS 2 (SDA2)**

<b>Interconnect Design for a 32 nm Node Technology .....</b>	<b>14</b>
<i>D. Deschacht</i>	
<b>Using Design of Experiment to Diagnose Analog Blocks Geometrical Defects: Application to Current Reference Circuits .....</b>	<b>18</b>
<i>H. Aziza, J.M. Portal, K. Castellani-Coulie</i>	
<b>Adaptive Numerical Integration Methods for Deterministic Analysis of Non-Stationary Noise in Dynamic Integrated Circuits .....</b>	<b>23</b>
<i>A. Zjajo, Q. Tang, M. Berkelaar, N. Meijs</i>	
<b>Exact Closed-form Expressions For Substrate Resistance and Capacitance Extraction in Nanoscale VLSI.....</b>	<b>29</b>
<i>Y. Bontzios, M. Dimopoulos, A. Hatzopoulos</i>	
<b>Calibration and Post Processing Approaches for Current and Voltage Mode A/D Converters .....</b>	<b>34</b>
<i>N. Petrellis, M. Birbas</i>	

## **SYNTHESIS (SDS)**

<b>Formal Generation of Synthesizable RTL from Regular Programs .....</b>	<b>40</b>
<i>M. Dossis</i>	
<b>A Reconfigurable IP Characterization Technique Improving High-Level Synthesis Results .....</b>	<b>45</b>
<i>E. Sotiriou-Xanthopoulos, I. Koutras, G. Economakos, D. Soudris</i>	

## **SPECIAL SESSION 1: BIOMEDICAL DEVICES**

<b>Advances in Implanted Functional Electrical Stimulation.....</b>	<b>51</b>
<i>F. Soulier, S. Bernard, G. Cathebras, D. Guiraud</i>	
<b>RFID Implantable Pressure Sensor for the Follow-up of Abdominal Aortic Aneurysm Stented .....</b>	<b>57</b>
<i>O. Romain, J. Mazeyrat, P. Garda, H. Talleb, D. Lautru, M.F. Wong, J. Wiart, V. Hanna, P. Yves-Lagree, M. Bonneau, C. Kang, M. Fernandez, J.F. Gerbeau, V. Deplano, B. Berthier, C. Legallais, P. Leprince</i>	

## **SPECIAL SESSION 2: CRYPTOGRAPHY-ON-CHIP: ATTACKS AND COUNTERMEASURES**

<b>Vade Mecum on Side-Channels Attacks and Countermeasures for the Designer and the Evaluator .....</b>	<b>63</b>
<i>S. Guilley, O. Meynard, M. Nassar, G. Duc, P. Hoogvorst, H. Maghrebi, A. Elaabid, S. Bhasin, Y. Souissi, N. Debande, L. Sauvage, J.L. Danger</i>	
<b>Implementation and Efficiency Evaluation of Construction-Based Countermeasures Against Electromagnetic Analysis .....</b>	<b>69</b>
<i>A. Dehbaoui, S. Ordas, L. Torres, M. Robert, P. Maurine</i>	

<b>Review of Fault Injection Mechanisms and Consequences on Countermeasures Design</b> .....	75
<i>J.M. Dutertre, J. Fournier, A.P. Mirbaha, D. Naccache, J.B. Rigaud, B. Robisson, A. Tria</i>	
<b>Yield Improvement and Test Cost Reduction for TSV Based 3D Stacked ICs</b> .....	81
<i>S. Hamdioui</i>	
<b>Keynote Speech 2: Reconfigurable Systems and 3D Architectures</b> .....	82
<i>D. Soudris</i>	

## **POSTER SESSION 2: DESIGN AND TEST**

<b>Power-Aware Selection Policy for Networks on Chip</b> .....	83
<i>D. Salemi, M. Palesi, V. Catania</i>	
<b>GPRS Performance Optimization With Pre- Empted Packet Queue Analysis</b> .....	87
<i>K. Aggelis, S. Louvros</i>	
<b>Low-Overhead Two-dimensional Test Pattern Generation</b> .....	91
<i>I. Voyiatzis, C. Efstathiou, G. Saousopoulos, H. Antonopoulou, K. Galanou</i>	

## **DIGITAL DESIGN 1 (SDNI)**

<b>A Novel Methodology for Architecture-Level Exploration of 3D SoCs</b> .....	95
<i>D. Diamantopoulos, K. Stozios, D. Bekiaris, D. Soudris</i>	
<b>Exploring the Effect of LUT and Arity Size on a Tree-based Application Specific Inflexible FPGA</b> .....	101
<i>U. Farooq, H. Parvez, E. Amouri, H. Mehrez, Z. Marrakchi</i>	
<b>On the Diminished-1 Modulo 2N + 1 Fused Multiply-Add Units</b> .....	107
<i>C. Efstathiou, I. Voyiatzis</i>	

## **ANALOG, MIXED SIGNAL AND RF SYSTEMS 1 (SDA1)**

<b>Fast Time-to-Market with Via-Configurable Transistor Array Regular Fabric: a Delay-Locked Loop Design Case Study</b> .....	112
<i>M. Pons, E. Barajas, D. Mateo, J.L. Gonzalez, F. Moll, A. Rubio, J. Abella, X. Vera, A. Gonzalez</i>	
<b>A CMOS Linear-in-dB VGA based on Exponential Current Generator</b> .....	118
<i>V. Kalenteridis, S. Vlassis, S. Siskos</i>	
<b>Cryptographic Algorithms-on-A-Chip: Architectures, Designs &amp; Implementation Platforms</b> .....	122
<i>N. Sklavos</i>	

## **TEST (ST1)**

<b>Optimizing Memory BIST Address Generator Implementations</b> .....	123
<i>A. Goor, H. Kukner, S. Hamdioui</i>	
<b>A Test Solution for Oxide Thickness Variations in the ATMEL T STAC eFlash Technology</b> .....	129
<i>P.D. Mauroux, A. Virazel, A. Bosio, L. Dilillo, B. Godard, G. Festes, L. Vachez, P. Girard, S. Pravossoudovitch</i>	
<b>How Significant will be the Test Cost Share for 3D Die-to-Wafer Stacked-ICs?</b> .....	135
<i>M. Taouil, S. Hamdioui, E. Marinissen</i>	
<b>A Test Technique and a BIST Circuit to Detect Catastrophic Faults in RF Mixers</b> .....	141
<i>I. Liaperdos, L. Dermentzoglou, A. Arapoyanni, Y. Tsiatouhas</i>	
<b>Power Reduction Through X-filling of Transition Fault Test Vectors for LOS Testing</b> .....	147
<i>F. Wu, L. Dilillo, A. Bosio, P. Girard, M. Tehranipoor, K. Miyase, X. Wen, N. Ahmed, S. Pravossoudovitch, A. Virazel</i>	

## **TECHNOLOGY (STEC1)**

<b>Carbon-Based Schottky Barrier Transistor: from Compact Modeling to Digital Circuit Applications</b> .....	153
<i>M. Najari, S. Fregonese, C. Maneux, T. Zimmer, H. Mnif, N. Masmoudi</i>	
<b>Poly-Silicon Gate Pre-Doping Implantation Impact On MOSFET Matching Performances</b> .....	157
<i>Y. Joly, J. Delalleau, L. Lopez, J.M. Portal, H. Aziza, Y. Bert, F. Julien, P. Fornara</i>	
<b>The Design of Logic Gates Using Single Electron Box (SEB) Nano-Devices</b> .....	161
<i>S. Rehan</i>	

<b>CVD Assisted Fabrication Of Graphene Layers For Field Effect Device Fabrication</b> .....	167
<i>P. Ginsel, F. Wessely, E. Birinci, U. Schwalke</i>	
<b>Embedded Tutorial 3: Statistical Learning for Analog Circuit Testing</b> .....	170
<i>H.G. Stratigopoulos</i>	

### **POSTER SESSION 3: TECHNOLOGY AND RELIABILITY**

<b>Dynamic LDPC Codes for Nanoscale Memory with Varying Fault Arrival Rates</b> .....	171
<i>S. Ghosh, P. Lincoln</i>	
<b>A New Method for Noise Analysis in Nano-Scale VLSI Circuits Using Wavelet</b> .....	175
<i>A. Haghayegh, B. Forouzandeh, D. Fathi, K. Kangarloo</i>	
<b>New Transient Detection Circuit to Detect ESD-Induced Disturbance for Automatic Recovery Design in Display Panels</b> .....	179
<i>C.C. Yen, W.Y. Lin, M.D. Ker, C.M. Yang, S.F. Chen, T.Y. Chen</i>	
<b>Automated Model Conversion for Analogue Simulation based on SPICE-level Description</b> .....	183
<i>L. Xia, I. Bell, A. Wilkinson</i>	

### **DIGITAL DESIGN (SDN2)**

<b>A 3D Network-On-Chip for Stacked-Die Transactional Chip Multiprocessors Using Through Silicon Vias</b> .....	187
<i>S. Kumar, R. Leuken</i>	
<b>Implementation of a Threaded Dataflow Multiprocessor using FPGAs</b> .....	193
<i>K. Tatas, C. Kyriacou</i>	
<b>A Standard-cell Library Suite for Deep-Deep Sub-Micron CMOS Technologies</b> .....	199
<i>D. Bekiaris, A. Papanikolaou, G. Stamelos, D. Soudris, G. Economakos, K. Pekmestzi</i>	

### **WIRELESS SYSTEMS (SDW)**

<b>Design and Implementation of an OFDM System for Vehicular Communications with FPGA Technologies</b> .....	205
<i>G. Kiokas, G. Economakos, A. Amditis, N. Uzunoglu</i>	
<b>Author Index</b>	