

2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era

(DTIS 2011)

**Athens, Greece
6-8 April 2011**



**IEEE Catalog Number: CFP1193A-PRT
ISBN: 978-1-61284-899-0**

TABLE OF CONTENTS

Keynote Speech 1: Leakage Power in Nanometric CMOS: Challenges and Trends.....	1
<i>J. Figueras</i>	

POSTER SESSION 1: DESIGN

A Mixed Signal Multiplier Using A2 Binary Representation Dedicated to Neural Networks Applications.....	2
<i>H. Boukadida, N. Hassen, Z. Gafsi, K. Besbes</i>	
A Novel Parallel Architecture for Low Voltage-Low Power DLL-Based Frequency Multiplier	6
<i>M. Gholami, M. Sharifkhani, M. Hashemi</i>	
Low Voltage and Low Power DLL-Based Frequency Synthesizer for Covering VHF Frequency Band	10
<i>M. Gholami, M. Sharifkhani, M. Hashemi</i>	

ANALOG, MIXED SIGNAL AND RF SYSTEMS 2 (SDA2)

Interconnect Design for a 32 nm Node Technology	14
<i>D. Deschacht</i>	
Using Design of Experiment to Diagnose Analog Blocks Geometrical Defects: Application to Current Reference Circuits	18
<i>H. Aziza, J.M. Portal, K. Castellani-Coulie</i>	
Adaptive Numerical Integration Methods for Deterministic Analysis of Non-Stationary Noise in Dynamic Integrated Circuits	23
<i>A. Zjajo, Q. Tang, M. Berkelaar, N. Meijis</i>	
Exact Closed-form Expressions For Substrate Resistance and Capacitance Extraction in Nanoscale VLSI.....	29
<i>Y. Bontzios, M. Dimopoulos, A. Hatzopoulos</i>	
Calibration and Post Processing Approaches for Current and Voltage Mode A/D Converters	34
<i>N. Petrellis, M. Birbas</i>	

SYNTHESIS (SDS)

Formal Generation of Synthesizable RTL from Regular Programs	40
<i>M. Dossis</i>	
A Reconfigurable IP Characterization Technique Improving High-Level Synthesis Results	45
<i>E. Sotiriou-Xanthopoulos, I. Koutras, G. Economakos, D. Soudris</i>	

SPECIAL SESSION 1: BIOMEDICAL DEVICES

Advances in Implanted Functional Electrical Stimulation.....	51
<i>F. Soulier, S. Bernard, G. Cathebras, D. Guiraud</i>	
RFID Implantable Pressure Sensor for the Follow-up of Abdominal Aortic Aneurysm Stented	57
<i>O. Romain, J. Mazeyrat, P. Garda, H. Talleb, D. Lautru, M.F. Wong, J. Wiart, V. Hanna, P. Yves-Lagree, M. Bonneau, C. Kang, M. Fernandez, J.F. Gerbeau, V. Deplano, B. Berthier, C. Legallais, P. Leprince</i>	

SPECIAL SESSION 2: CRYPTOGRAPHY-ON-CHIP: ATTACKS AND COUNTERMEASURES

Vade Mecum on Side-Channels Attacks and Countermeasures for the Designer and the Evaluator	63
<i>S. Guille, O. Meynard, M. Nassar, G. Duc, P. Hoogvorst, H. Maghrebi, A. Elaabid, S. Bhasin, Y. Souissi, N. Debande, L. Sauvage, J.L. Danger</i>	
Implementation and Efficiency Evaluation of Construction-Based Countermeasures Against Electromagnetic Analysis.....	69
<i>A. Dehbaoui, S. Ordas, L. Torres, M. Robert, P. Maurine</i>	

Review of Fault Injection Mechanisms and Consequences on Countermeasures Design.....	75
<i>J.M. Dutertre, J. Fournier, A.P. Mirbaha, D. Naccache, J.B. Rigaud, B. Robisson, A. Tria</i>	
Yield Improvement and Test Cost Reduction for TSV Based 3D Stacked ICs	81
<i>S. Hamdioui</i>	
Keynote Speech 2: Reconfigurable Systems and 3D Architectures	82
<i>D. Soudris</i>	

POSTER SESSION 2: DESIGN AND TEST

Power-Aware Selection Policy for Networks on Chip	83
<i>D. Salemi, M. Palesi, V. Catania</i>	
GPRS Performance Optimization With Pre- Empted Packet Queue Analysis	87
<i>K. Aggelis, S. Louvros</i>	
Low-Overhead Two-dimensional Test Pattern Generation	91
<i>I. Voyatzis, C. Efstathiou, G. Saousopoulos, H. Antonopoulou, K. Galanou</i>	

DIGITAL DESIGN 1 (SDNI)

A Novel Methodology for Architecture-Level Exploration of 3D SoCs	95
<i>D. Diamantopoulos, K. Siozios, D. Bekiaris, D. Soudris</i>	
Exploring the Effect of LUT and Arity Size on a Tree-based Application Specific Inflexible FPGA.....	101
<i>U. Farooq, H. Parvez, E. Amouri, H. Mehrez, Z. Marrakchi</i>	
On the Diminished-1 Modulo $2N + 1$ Fused Multiply-Add Units	107
<i>C. Efstathiou, I. Voyatzis</i>	

ANALOG, MIXED SIGNAL AND RF SYSTEMS 1 (SDA1)

Fast Time-to-Market with Via-Configurable Transistor Array Regular Fabric: a Delay-Locked Loop Design Case Study	112
<i>M. Pons, E. Barajas, D. Mateo, J.L. Gonzalez, F. Moll, A. Rubio, J. Abella, X. Vera, A. Gonzalez</i>	
A CMOS Linear-in-dB VGA based on Exponential Current Generator.....	118
<i>V. Kalenteridis, S. Vlassis, S. Siskos</i>	
Cryptographic Algorithms-on-A-Chip: Architectures, Designs & Implementation Platforms	122
<i>N. Sklavos</i>	

TEST (ST1)

Optimizing Memory BIST Address Generator Implementations	123
<i>A. Goor, H. Kukner, S. Hamdioui</i>	
A Test Solution for Oxide Thickness Variations in the ATMEL T STAC eFlash Technology	129
<i>P.D. Mauroux, A. Virazel, A. Bosio, L. Dilillo, B. Godard, G. Festes, L. Vachez, P. Girard, S. Pravossoudovitch</i>	
How Significant will be the Test Cost Share for 3D Die-to-Wafer Stacked-ICs?	135
<i>M. Taouil, S. Hamdioui, E. Marinissen</i>	
A Test Technique and a BIST Circuit to Detect Catastrophic Faults in RF Mixers.....	141
<i>I. Liaperdos, L. Dermentzoglou, A. Arapoyanni, Y. Tsiatouhas</i>	
Power Reduction Through X-filling of Transition Fault Test Vectors for LOS Testing	147
<i>F. Wu, L. Dilillo, A. Bosio, P. Girard, M. Tehranipoor, K. Miyase, X. Wen, N. Ahmed, S. Pravossoudovitch, A. Virazel</i>	

TECHNOLOGY (STE1)

Carbon-Based Schottky Barrier Transistor: from Compact Modeling to Digital Circuit Applications	153
<i>M. Najari, S. Fregonese, C. Maneux, T. Zimmer, H. Mnif, N. Masmoudi</i>	
Poly-Silicon Gate Pre-Doping Implantation Impact On MOSFET Matching Performances	157
<i>Y. Joly, J. Delalleau, L. Lopez, J.M. Portal, H. Aziza, Y. Bert, F. Julien, P. Fornara</i>	
The Design of Logic Gates Using Single Electron Box (SEB) Nano-Devices	161
<i>S. Rehan</i>	

CVD Assisted Fabrication Of Graphene Layers For Field Effect Device Fabrication	167
<i>P. Ginsel, F. Wessely, E. Birinci, U. Schwalke</i>	
Embedded Tutorial 3: Statistical Learning for Analog Circuit Testing.....	170
<i>H.G. Stratigopoulos</i>	

POSTER SESSION 3: TECHNOLOGY AND RELIABILITY

Dynamic LDPC Codes for Nanoscale Memory with Varying Fault Arrival Rates	171
<i>S. Ghosh, P. Lincoln</i>	
A New Method for Noise Analysis in Nano-Scale VLSI Circuits Using Wavelet	175
<i>A. Haghayegh, B. Forouzandeh, D. Fathi, K. Kangarloo</i>	
New Transient Detection Circuit to Detect ESD-Induced Disturbance for Automatic Recovery Design in Display Panels.....	179
<i>C.C. Yen, W.Y. Lin, M.D. Ker, C.M. Yang, S.F. Chen, T.Y. Chen</i>	
Automated Model Conversion for Analogue Simulation based on SPICE-level Description.....	183
<i>L. Xia, I. Bell, A. Wilkinson</i>	

DIGITAL DESIGN (SDN2)

A 3D Network-On-Chip for Stacked-Die Transactional Chip Multiprocessors Using Through Silicon Vias	187
<i>S. Kumar, R. Leuken</i>	
Implementation of a Threaded Dataflow Multiprocessor using FPGAs.....	193
<i>K. Tatas, C. Kyriacou</i>	
A Standard-cell Library Suite for Deep-Deep Sub-Micron CMOS Technologies.....	199
<i>D. Bekiaris, A. Papanikolaou, G. Stamelos, D. Soudris, G. Economakos, K. Pekmestzi</i>	

WIRELESS SYSTEMS (SDW)

Design and Implementation of an OFDM System for Vehicular Communications with FPGA Technologies.....	205
<i>G. Kiokes, G. Economakos, A. Andritsis, N. Uzunoglu</i>	
Author Index	