

# **2011 22nd Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference**

**(ASMC 2011)**

**Saratoga Springs, New York, USA  
16-18 May 2011**



**IEEE Catalog Number: CFP11ASC-PRT  
ISBN: 978-1-61284-408-4**

# ASMC 2011 - Table of Contents

These technical proceedings contain copyrighted manuscripts from the 2011 22<sup>nd</sup> Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference (ASMC). Every effort has been made to ensure accuracy. However, IEEE and SEMI cannot be held responsible for errors or omissions. The listings and contents of these proceedings are proprietary and cannot be reproduced in part or in whole without the express written consent of IEEE, SEMI and the author(s).

---

## Session 1: Factory Optimization I

### 1.1 The Global Supply Chain is Our New Fab: Integration and Automation Challenges \$\$\$%

*Hans Ehm, Thomas Kaufmann, Thomas Ponsignon, Infineon Technologies AG*

---

### 1.2 Ambient Persuasion in the Factory: The Case of the Operator Guide \$\$\$+

*Alexander Meschtscherjakov, Patricia Kluckner, Florian Pöhr, Wolfgang Reitberger, Astrid Weiss, Manfred Tscheligi, University of Salzburg; Karl Horst Hohenwarter, Peter Oswald, Infineon Technologies AG*

---

### 1.3 Looking Towards a Sustainable and Green Future \$%&

*Sumita Basu, Sandra Viarengo, Intel Corporation*

---

### 1.4 Dynamic Management of Controls in Semiconductor Manufacturing \$%&

*Justin Nduhura Munga, Stéphane Dauzère-Pérès, Claude Yugma, Ecole des Mines de Saint-Etienne; Philippe Vialletelle, STMicroelectronics;*

---

### 1.5 Characterizing the Value of Technological Knowledge for Lean Manufacturing \$&(\$

*Charles M. Weber, Portland State University*

---

## Session 2: Advanced Metrology

### 2.1 In-Line Metrology of High Aspect Ratio Structures with MBIR Technique \$' &

*Delphine Le Cunff, STMicroelectronics; Leif Jonny Höglund, Nicolas Laurent, SEMILAB AMS*

---

### 2.2 Full Automatic on the Fly Optical Macro Wafer Edge Inspection System \$' +

*Heiko Fröhlich, Infineon Technologies; Denis Kirmizigül, Dresden University of Technology*

---

### 2.3 Application of CGS Stress Metrology to Advanced Process Control & Monitoring \$((\$

*David Owen, Jeff Hebb, Ultratech, Inc.; Christian Otten, Texas Instruments Inc*

---

### 2.4 Inline Control of an Ultra Low-k ILD Layer using Broadband Spectroscopic Ellipsometry \$( \*

Ronny Haupt, Jiang Zhiming, Leander Haensel, KLA-Tencor; Ulf Peter Mueller, Ulrich Mayer, GLOBALFOUNDRIES

---

**2.5 Advanced Overlay Control in Volume Manufacturing (\$) &**

Timothy Wiltshire, Christopher Ausschnitt, Nelson Felix, Emily Huwang, Michael Pike, Allen Gabor, IBM Corporation; Moshe Preil, Vincent Couraudon, James Schreiber, Timon Fliervoet, Geert Simons, Erica Rottenkolber, ASML

---

## **Session 3: Advanced Equipment, Materials & Processes**

**3.1 On the Technology and Ecosystem of 3D / TSV Manufacturing (\$) ,**

Klaus Hummler, Larry Smith, Raymond Caramto, Robert Edgeworth, Stephen Olson, Daniel Pascual, Jamal Qureshi, Andy Rudack, Roger Quon, Sitaram Arkalgud, SEMATECH

---

**3.2 Parasitics Extraction, Wideband Modeling and Sensitivity Analysis of Through-Strata-Via (TSV) in 3D Integration/Packaging \$\* (**

Zheng Xu, James Jian-Qiang Lu, Rensselaer Polytechnic Institute; Xiaoxiong Gu, IBM T.J. Watson Research Center

---

**3.3 Scaling Of Copper Seed Layer Thickness Using Plasma-Enhanced ALD and an Optimized Precursor \$+\$**

Jiajun Mao, Eric Eisenbraun, College of Nanoscale Science and Engineering, The University at Albany; Vincent Omarjee, Andrey Korolev, Christian Dussarrat, American Air Liquide

---

**3.4 Investigation of the Structural and Electrical Characterization on ZrO<sub>2</sub> Addition for ALD HfO<sub>2</sub> with La<sub>2</sub>O<sub>3</sub> Capping Layer Integrated Metal-oxide Semiconductor Capacitors \$+(**

C.K. Chiang, J.C. Chang, W.H. Liu, C.C. Liu, J.F. Lin, C.L. Yang, J.Y. Wu, United Microelectronics Corporation; S.J. Wang, National Cheng Kung University

---

**3.5 Low-k Etching Using CF<sub>3</sub>I, A Path To Overcome Current BEOL Integration Issues \$+,**

Adam G. Gildea, Justin C. Long, Eric Eisenbraun, College of Nanoscale Science and Engineering, The University at Albany; Vincent Omarjee, Nathan Stafford, François Doniat, Christian Dussarrat, American Air Liquide

---

## **Session 4: Interactive Session**

**4.1 Advanced Elemental Analysis Methods for Sub 30nm Defects in Defect Review SEM \$, '**

Dror Shemesh, Adi Boehm, Ofir Greenberg, Kfir Dotan, Applied Materials

---

**4.2 Advanced Excursion Control and Diagnostics for CMP Process Monitoring \$, +**

Andrew Stamper, IBM Corporation; Gangadharan Sivaraman, Ravi Sankar, KLA-Tencor

---

**4.3 Advanced Floating Gate CD Uniformity Control in the 75nm Node NOR Flash Memory \$- \$**

Sheng-Yuan Chang, Yu-Chung Chen, An Chyi Wei, Hong-Ji Lee, Nan-Tzu Lian, Tahone Yang, Kuang-Chao Chen, Chih-Yuan Lu, Macronix International Co., Ltd.

---

4.4 **Automated Systematic Discovery for Development and Production** \$- (

*Brad W. Austin, IBM Corporation; Andrew Cross, Marcus Liesching, KLA-Tencor*

---

4.5 **Data Mining Using PLS-Trees and other Projection Methods** \$- -

*Tamara Byrne, Umetrics / MKS Instruments; Svante Wold, Umea University*

---

4.6 **The Effect of Bevel Film Removal on Wafer Warpage and Film Stress** %\$(

*Keechan Kim, Kwanwook Kwon, YS Kim, Lam Research; Russ Dudley, David Marx, Tamar Technology*

---

4.7 **Eliminating a Polysilicon Hole Defect Created during oxide removal** %\$,

*Ikhoon Shin, Jason Doub, Keith Mortesen, Raymond Lappan, ON Semiconductor*

---

4.8 **Establishing Continuous Flow Manufacturing in a Wafertest-Environment Via Value Stream Design** %%%&

*Sophia Keil, Germar Schneider, Dietrich Eberts, Infineon Technologies Dresden GmbH; Kristina Wilhelm, Ingo Gestring, University of Applied Sciences Dresden; Rainer Lasch, Technical University Dresden; Arthur Deutschländer, University of Applied Sciences Stralsund*

---

4.9 **FMEA for Lean Manufacturing** %%%-

*Michael E. Lombardi, Intel Corp*

---

4.10 **Laser Spike Annealing For Nickel Silicide Formation** %%%&

*Jeffrey Hebb, Yun Wang, Shrinivas Shetty, Jim McWhirter, David Owen, Michael Shen, Van Le, Jeffrey Mileham, David Gaines, Serguei Anikitchev, Shaoyin Chen, Paul Bischoff, Ultratech, Inc.; Joe Lee, LeeDAC Consulting*

---

4.11 **Mechanical Properties of Si-C-O-H Low-k Dielectrics Prepared by Plasma Enhanced Chemical Vapor Deposition** %%%+

*Peter Woytowitz, Sassan Roham, Dong Niu, Haiying Fu, Novellus Systems, Inc.*

---

4.12 **New Methods for Improved SRAM Detection through Scattered Light Collection** %' '

*Reuven Barel, Keren Shachar, Yakir Bechler, Nir Horesh, Applied Materials; Hsien-Tsung Chiang, To-Yu Chen, Taiwan Semiconductors Manufacturing Company (TSMC)*

---

4.13 **Reduction of CMP-Induced Wafer Defects through *In-Situ* Removal of Process Debris** %' \*

*S.J. Benner, G. Perez, D. W. Peters, Confluense ; K. Hue, P.O'Hagan, Particle Sizing Systems*

---

4.14 **Sampling Process Information from Unstructured Data** %& \$

*Jens Popp, Dirk Ortloff, Process Relations GmbH; Thilo Schmidt, Kai Hahn, Matthias Mielke, Rainer Brück, University of Siegen*

---

4.15 **Substrate Cleaning using Ultrasonics/Megasonics** %& \*



## Session 6: Advanced Lithography

### 6.1 Optimization of Pitch-Split Double-Patterning Photoresist for Applications at 16 nm Node %- \*

*Steven J. Holmes, Yunpeng Yin, Chiew-seng Koay, Shyng-Tsong Chen, Karen Petrillo, Guillaume Landie, Scott Halle; Sean Burns, John C. Arnold, Terry Spooner, Matthew Colburn, Rex Chen, S. Liu, R. Varanasi, IBM; Cherry Tang, Nicolette Fender, Brian Osborn, Lovejeet Singh, Mark Slezak, JSR Micro; Sumanth Kini, KLA-Tencor; Hideyuki, Tomizawa, Toshiba; Shannon Dunn, Jason Cantone, David Hetzer, Shinichiro Kawakami, Tokyo Electron Technology*

---

### 6.2 Investigation of Noise Sources in the Focus Control Process for Immersion Lithography %\$(

*Jasper Paul Munson, Jay Brown, Nikon Precision*

---

### 6.3 Increase Fab Capacity with Predictive Short-Interval Scheduling %%%

*David Hanny, Applied Materials*

---

### 6.4 Extendible Scanner Platforms for Mass Production, Now and In the Future %%)

*Hamid Khorram, Nikon Precision*

---

### 6.5 Strategies for Single Patterning of Contacts for 32 and 28 nm Technology %&&

*Bradley Morgenfeld, Ian Stobert, Ju J An, Massud Aminpur, Colin Brodsky, Alan Thomas, IBM Corporation; Hideki Kanai, Toshiba America; Norman Chen, GLOBALFOUNDRIES; Henning Haffert, Martin Ostermayr, Infineon Technologies NA*

---

## Session 7 Factory Optimization II:

### 7.1 Non-Contact-Handling and Transportation for Substrates and Microassembly using Ultrasound-Air-Film-Technology %' \$

*Gunther Reinhart, Michael Heinz, Johannes Stock, Technische Universität München; Josef Zimmerman, Michael Schilp, Adolf Zitzmann, Jens Hellwig, Zimmermann & Schilp Handhabungstechnik GmbH*

---

### 7.2 Lithography Cost Savings Through Resist Reduction and Monitoring Program %' \*

*Terri Couteau, Scott Lindauer, Chris Stewart, Spansion; Jennifer Braggin, Brent Bjornberg, Entegris*

---

### 7.3 Improvements Wafer Placement Repeatability and Robot Speed Improvements for Bonded Wafer Pairs Used in 3D %(& \$

*Andrew Rudack, SEMATECH; Michael Dailey, Fabworx Solutions, Inc..*

---

### 7.4 200mm Fab AMHS Improvement During Aggressive Ramp %(&())

*Sylvain Bouhnik, Micron Semiconductor*

---

## Session 8: Defect Inspection and Yield Optimization

### 8.1 Automated SEM Offset Using Programmed Defects (& -

*Oliver Patterson, Andrew Stamper, IBM Semiconductor Research and Development Center;  
Roland Hahn, KLA-Tencor*

---

### 8.2 Post Etch Killer Defect Characterization and Reduction in a Self-aligned Double Patterning Technology (& ) (

*Hong-Ji Lee, Sun-Yi Lin, I-Ting Lin, Kuo-Liang Wei, Shen-Yuan Chang, Nan-Tzu Lian,  
Tahone Yang, Kuang-Chao Chen, Chih-Yuan Lu, Macronix International*

---

### 8.3 A System to Optimize Inline Defect Detection Using Short Loop Testchips Leading to Faster Yield Learning (& ) ,

*Tanya Yang, Hun Chow Lee, Victor Lim, Fang Hong Gn, Tri Mardiyono, Qionghan Wang,  
Long Phan Nguyen, GLOBALFOUNDRIES; Fei Li, Sa Zhao, Anand Inani, PDF Solutions*

---

### 8.4 A Quality Metric for Defect Inspection Recipes (&\* &

*Ralf Buengener, GLOBALFOUNDRIES; Julie L. Lee, Brian M. Trapp, John A. Rudy, IBM  
Microelectronics*

---

## Session 9: Data Management

### 9.1 Managing Data for a Zero Defect Production (&\* -

*Gottfried Schmid, Infineon Technologies AG; Tilmann Hanitzsch, Senior Management  
Consultant*

---

### 9.2 The Deployment Page: Integrated Real Time Views of Tools, Operations, and Lots (&+(

*Henry Antonovich, IBM Microelectronics*

---

### 9.3 Cycle Time Prediction in Wafer Fabrication Line by applying Data Mining Methods (&, \$

*Israel Turkel, Ben-Gurion University of the Negev*

---

### 9.4 Recent Innovations in CMOS Image Sensors (&, )

*Ray Fontaine, Chipworks, Inc.*

---

## Session 10: Defect Inspection and Yield Optimization

### 10.1 Parametric Composite Limited Yield Index for Functional Circuits Yield Prediction (&- \$

*Jiun-Hsin Liao, Ishtiaq Ahsan, Ronald Logan, George Rudgers, Fred Towler, IBM  
Microelectronics*

---

### 10.2 Embedded Memory Fail Analysis for Production Yield Enhancement (&- (

*Youssef Baltagi, Daniele Li Rosi, Vincenzo Tancorre, Christophe Garagnon, Eric Faehn, Mario  
Barone, Davide Appello, STMicroelectronics; Christophe Suzor, Synopsys*

---

### 10.3 45nm Yield Model Optimization (&- -

*Brian L. Walsh, John Colt, Jr., Daniel Poindexter, Thomas Joseph, IBM Systems and*

10.4 **Yield Optimization for Third Party Libraries Elements' ' \$'**

*Jeanne Paulette Bickford, Francis Chan, Mark Styduhar, Lee Wang, Robert Arelt, Ioana Graur, Steven Parker, Deborah Ryan, Tina Wagner, IBM Systems and Technology Group; Anand Kumaraswamy, IBM Corporation*

---