

2011 15th IEEE Workshop on Signal Propagation on Interconnects

(SPI 2011)

**Naples, Italy
8 – 11 May 2011**



**IEEE Catalog Number: CFP11SPI-PRT
ISBN: 978-1-4577-0466-6**

Table of Contents

Session 1: EMC Issues

Routing Strategies for Improving Common Mode Filter Performances in High Speed Digital Differential Interconnects

F. de Paulis, L. Raimondo, D. Di Febo, A. Orlandi
UAq EMC Laboratory, University of L'Aquila, ITALY..... 3

Time domain analysis of a wideband common-mode suppression filter for bent interconnects

C. Gazda¹, D. Vande Ginste¹, H. Rogier¹, D. De Zutter¹, and R.-B. Wu²
¹Electromagnetics Group, Department of Information Technology, Ghent University, BELGIUM,
²Department of Electrical Engineering and Graduate Institute of Communication Engineering, National Taiwan University, Taipei, TAIWAN 7

Preventing RFIC interference issues: a modeling methodology for floorplan development and verification of isolation- and grounding strategies

J. Niehof, J. van Sinderen
NXP Semiconductors, High Tech Campus 32, 5656 AE, Eindhoven, THE NETHERLANDS 11

Crosstalk in VLSI Partially Coupled Interconnect Structures, a Comprehensive Evaluation

G.Fattah¹, N. Masoumi²
¹Faculty of Electrical and Computer Eng., Kerman Graduate University of Technology,
²School of Electrical and Computer Eng., College of Eng., University of Tehran, IRAN 15

Session 2: Model Order Reduction

Robust Macromodeling of Frequency Responses with Outliers

D. Deschrijver, L. Knockaert, T. Dhaene
Dept. of Information Technology, Ghent University, Ghent, BELGIUM 21

A digital filtering approach for Time Domain Vector Fitting

A. Ubolli¹ and B. Gustavsen²
¹Dept. of Electric Power Eng., Norwegian Univ. of Science & Technology, N-7491 Trondheim,
²SINTEF Energy Research, N-7465 Trondheim, NORWAY 25

On the Concretely Passive Realization of Reduced Circuit Models Based on Convex Constrained Positive Real Fractions Identification

M. de Magistris, M. Nicolazzo
Dipartimento di Ingegneria Elettrica - Università di Napoli FEDERICO II, ITALY 29

A Novel Algorithm for Optimum Order Estimation of Reduced Order Macromodels

B. Nouri, M. S. Nakhla, and R. Achar
Department of Electronics, Carleton University, Ottawa, Ontario, CANADA 33

Session 3: Signal and Power Integrity Analysis

Extracting Vectors from Application Traces for Power Integrity Analysis

M. Olsson¹, J. Pihl¹, D. Andersson¹, P. Larsson-Edefors²

¹Atmel Norway AS, 7075 Tiller, NORWAY,

²Dept. of CSE, Chalmers Univ. of Tech., 412 96 Gothenburg, SWEDEN39

Electrical Performance of a Multiport Interposer for Measurements of Dense Via Arrays

M. Kotzev¹, Y. H. Kwark², C. Baks², X.Gu², C. Schuster¹

¹Technische Universität Hamburg-Harburg (TUHH), GERMANY,

²IBM T.J. Watson Research Center Yorktown Heights, New York, USA.....43

Constant-Current Power Transmission Line based Power Delivery Network for Single-Ended Signaling with Reduced Simultaneous Switching Noise

S. Huh, M. Swaminathan, D. Keezer

School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA47

Fast Parametric Pre-Layout Analysis of Signal Integrity for Backplane Interconnects

R. Rimolo-Donadio², T.-M. Winkel¹, C. Siviero¹, D. Kaller¹, H. Harrer¹, H.-D. Brüns², C. Schuster²

¹IBM Systems and Technology Group, Böblingen,

²Institut für Theoretische Elektrotechnik, Technische Universität Hamburg-Harburg, GERMANY51

Session 4: 3-D IC Interconnects

Channel Design for Wide System Bandwidth in a TSV based 3D IC

H. Kim¹, J. Cho¹, J. Kim¹, M. Kim¹, J. Lee², H. Lee², K. Park², J. Kim¹, J. S. Pak¹

¹ TERA Lab, KAIST, 373-1 Guseong, Yuseong, Daejeon 305-701,

²Advanced Design Team, Hynix Semiconductor Inc., Icheon, Kyoungki-do, SOUTH KOREA57

Extraction of Equivalent High Frequency Models for TSV and RDL Interconnects Embedded in Stacks of the 3D Integration Technology

L. Fourneaud¹, T. Lacrevez¹, J. Charbonnier², C. Fuchs², A. Farcy³, C. Bermond¹, E. Eid¹, J. Roullard¹, B.Flechet¹

¹Université de Savoie, IMEP-LAHC, UMR CNRS 5130, 73376 Le Bourget du Lac,

²CEA-LETI Minatec, 17 rue des Martyrs, 38054 Grenoble cedex 9,

³STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles, FRANCE.....61

Electrical Behavior of Stacked Microvias Integration Technologies for Multi-gigabits Applications Using 3D Simulation

C. Chastang^{1,3}, C. Gautier³, M. Brizoux², A. Grivon², V. Tissier¹, A. Amedeo¹, F. Costa^{3,4}

¹THALES Communications, Colombes, ²THALES Corporate Services, Meudon-la-Forêt,

³SATIE CNRS, ENS de Cachan, 61 Avenue du Président Wilson, 94230 Cachan

⁴Université Paris Est Créteil, IUFM, Place du 8 Mai 1945, 93000 Saint-Denis, FRANCE65

3D Interconnection Using Butterfly Via for High Speed and RF Package Design

S. Jae Lee, JiHeon Yu, GaWon Kim, and JinYoung Kim

Amkor Technology Korea 280-8, 2ga, Seongsu-dong, Seongdong-gu, Seoul, KOREA69

Session 5: Innovative Nano-Interconnects

Electrical Behavior of Carbon Nanotube Through-Silicon Vias

A. G. Chiariello¹, A. Maffucci¹, G. Miano²

¹ DAEIMI, Università di Cassino,

² DIEL, Università di Napoli Federico II, ITALY 75

Modeling of Carbon Nanotube (CNT) Interconnects

Wen-Yan Yin^{1,2}, Wen-Sheng Zhao¹

¹ Center for Optical and EM Research, Zhejiang University (ZJU), Hangzhou, P. R. CHINA

² Center for Microwave and RF Technologies, Shanghai Jiao Tong University, Shanghai, P. R. CHINA 79

Impact of Parameters Variability on the Electrical Performance of Carbon Nanotube Interconnects

I. S. Stievano, P. Manfredi, F. G. Canavero

Dip. Elettronica, Politecnico di Torino, ITALY 83

Session 6: Degradation and Parasitic Effects

An Analytical Model of the RF Impedance Change Due to Solder Joint Cracking

M.I H. Azarian, E. Lando, M. Pecht

Center for Advanced Life Cycle Engineering (CALCE), University of Maryland, College Park, USA 89

Numerical Simulation of Impedance Discontinuities Resulting from Degradation of Interconnections on Printed Circuit Boards

P. Manfredi¹, M. H. Azarian², and F. G. Canavero¹

¹Dipartimento di Elettronica, Politecnico di Torino, ITALY

²Center for Advanced Life Cycle Engineering (CALCE), University of Maryland, College Park, USA 93

Closed-form Expressions for Modeling Metal Fill Effects in Interconnects

V. S. Shilimkar, S. G. Gaskill, A. Weisshaar

School of Electrical Engineering and Computer Science, Oregon State University, USA 97

Session 7: Macromodeling

Fast Channel Simulation via Waveform Over-Relaxation

S. Grivet-Talocia, V. Loggia

Dip. Elettronica, Politecnico di Torino, ITALY 103

Partitioned Latency Insertion Method (PLIM) with Stability Considerations

P. Goh¹, J. E. Schutt-Aine¹, D. Klokov¹, J. Tan², P. Liu², W. Dai², F. Al-Hawari²

¹ Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA

² Cadence Design Systems, Chelmsford, USA 107

Sensitivity Analysis using Data-Driven Parametric Macromodels

K. Chemmangat, F. Ferranti, L. Knockaert, and T. Dhaene
IBCN, Department of Information Technology (INTEC), Ghent University-IBBT, BELGIUM 111

Statically constrained nonlinear models with application to IC buffers

C. Diouf¹, M. Telescu¹, N. Tanguy¹, P. Cloastre¹, I.S. Stievano², F.G. Canavero²
¹ Université Européenne de Bretagne, France. Université de Brest ; CNRS, UMR 3192 Lab-STICC, ² Politecnico di Torino, ITALY 115

Session 8: Transmission Lines and Waveguides

A Simple Computation of the High-Frequency Per-Unit-Length Resistance Matrix

Frédéric Broydé and Evelyne Clavelier
Tekcem, FRANCE 121

Time Domain Parametric Sensitivity Analysis of Multiconductor Transmission Lines

D. Spina¹, F. Ferranti¹, G. Antonini², T. Dhaene¹, L. Knockaert¹
¹Dept. of Information Technology (INTEC), Ghent University-IBBT, BELGIUM, ²UAq EMC Laboratory, Dipartimento di Ingegneria Elettrica e dell'Informazione, Università degli Studi dell'Aquila, ITALY 125

Wideband Electromagnetic Modeling of Coplanar Waveguides Fabricated in Membrane Technology

Uwe Arz¹, Martina Rohland^{1,2}, Karsten Kuhlmann¹, and Stephanus Büttgenbach²
¹Physikalisch-Technische Bundesanstalt, ²Institut für Mikrotechnik, Braunschweig, GERMANY 129

Posters

Crosstalk Modeling in Multiwalled Carbon Nanotubes as Interconnects Using the Compact RC Model

Hossein Sheikhsadi¹, Nasser Masoumi², and Ahmad Hakimi¹
¹Dept. of ECE, Kerman Graduate University of Technology, Kerman, IRAN,
²Advanced VLSI Lab., School of ECE, College of Eng., University of Tehran, Tehran, IRAN 133

Modelling Semiconductor Junctions Including Nonlinear Capacitive Effects using Neural Networks

P. Gunupudi, P. Tang, Q. J. Zhang and T. Smy
Department of Electronics, Carleton University, Ottawa, CANADA 137

Gradient Resistivity Method for Numerical Evaluation of Anomalous Skin Effect

Akira Tsuchiya¹ and Hidetoshi Onodera^{1,2}
¹Department of Communications and Computer Engineering, Kyoto University,
²Photonics and Electronics Science and Engineering Center (PESEC), Kyoto University, JAPAN 139

EMI Filter design using high frequency model of the coupled inductors

J. L. Kotny, T. Duquesne, N. Idir
Univ. Lille Nord de France, F-59000 Lille, USTL, L2EP, F-59650 Villeneuve d'Ascq, FRANCE 143

Overshoot and Clock Skew in inverter-interconnect-inverter VLSI systems

Agnieszka Wardzińska, Wojciech Bandurski

Poznan University of Technology, POLAND 147

Robust Predictability of Parasitic Effects during the Physical Design of RF Products

Marcel Hanssen, Hasan Gul, Ying Chen, Marcel Geurts, Cees van Dinther, Jan Niehof, Marek Schmidt-Szalowski, Rick Janssen

NXP Semiconductors, High Tech Campus 46, 5656 AE, Eindhoven, THE NETHERLANDS..... 151

Efficient Full-wave Broadband Modelling of Interconnects with Graphics Processors

A. G. Chiariello¹, A. Maffucci¹, M. Nicolazzo², S. Ventre¹, and F. Villone¹

¹ DAEIMI, Università di Cassino,² CREATE, Università di Napoli "Federico II", ITALY 155