

2011 Electronic System Level Synthesis Conference

(ESLsyn 2011)

**San Diego, California, USA
5 –'6 June 2011**



**IEEE Catalog Number: CFP1124P-PRT
ISBN: 978-1-4577-0634-9**

Table of Contents



Table of Contents	4
Welcome	6
General Chairs	6
Program Chairs	7
Program Committee	7
Keynote Speakers	8
Conference Sponsors	9
Demonstrations	9
Conference Proceedings	10
Session 1: Co-design – Part I	10
<i>A Hardware/Software Co-design Template Library for Design Space Exploration</i>	11
Peter Brunmayr, Jan Haase, and Christoph Grimm (Vienna University of Technology)	
<i>Unifying Process Networks for Design of Cyber Physical Systems</i>	17
Christoph Grimm and Jiong Ou (Vienna University of Technology)	
Session 2: FPGAs and Synthesis – Part I	23
<i>Just-in-Time Compilation for FPGA Processor Cores</i>	24
Andrew Becker, Scott Sirowy, and Frank Vahid (University of California, Riverside)	
<i>FPGA-Specific Optimizations by Partial Function Evaluation</i>	30
Henning Manteuffel, Cem Savas Basso and Friedrich Mayer-Lindenberg (Hamburg University of Technology)	
Session 3: Modelling	36
<i>System Synthesis from AADL Using Polychrony</i>	37
Yue Ma, Huafeng Yu, Thierry Gautier, Jean-Pierre Talpin, Loic Besnard, and Paul Le Guernic (INRIA)	
<i>SCIPX: A SystemC To IP-Xact Extraction Tool</i>	43
Jean-François Le Tallec and Robert De Simone (INRIA and UNS)	
<i>From Design-Time Concurrency to Effective Implementation Parallelism: The Multi-Clock Reactive Case</i>	49
Virginia Papailiopolou, Dumitru Potop-Butucaru, Yves Sorel, Robert De Simone, Loic Besnard, and Jean-Pierre Talpin (INRIA)	
Session 4: Co-design – Part II	55
<i>A Framework for Generic HW/SW Communication Using Remote Method Invocation</i>	56
Philipp A. Hartmann and Kim Gruettner (OFFIS Institute for Information Technology) Philipp Ittershagen and Achim Rettberg (Carl von Ossietzky University, Oldenburg)	
<i>Kahn Process Networks Applied to Distributed Heterogeneous HW/SW Cosimulation</i>	62
Dylan Pfeifer and Jonathan Valvano (University of Texas at Austin)	

Table of Contents



Session 5: FPGAs and Synthesis – Part II	68
<i>Enabling the Synthesis of Very Long Operation Properties</i>	69
Jan Langer, Thomas Horn, and Ulrich Heinkel (Chemnitz University of Technology)	
<i>Increasing Computational Density of Application-Specific Systems</i>	75
Michael Wilder and Robert Rinker (University of Idaho)	
Session 6: System Design	81
<i>Application-Specific Co-design Platform Generation for Digital Mockups in Cyber-Physical Systems</i>	82
Bailey Miller and Frank Vahid (U. of CA, Riverside), Tony Givargis (U. of CA, Irvine)	
<i>A Unifying Interface Abstraction for Accelerated Computing in Sensor Nodes</i>	88
Srikrishna Iyer, Jingyao Zhang, Yaling Yang, and Patrick Schaumont (Virginia Tech)	

