

# **2011 NASA/ESA Conference on Adaptive Hardware and Systems**

**(AHS 2011)**

**San Diego, California, USA  
6-9 June 2011**



**IEEE Catalog Number: CFP1163A-PRT**  
**ISBN: 978-1-4577-0598-4**

# AHS 2011 - Table of Contents

<b>Preface</b> .....	viii
<b>Conference Organizers</b> .....	ix
<b>Program Committee</b> .....	x
<b>Keynotes</b> .....	xi

---

## **Session A: Reconfigurable Computing Including Multicore Architectures**

MAESTRO: Orchestrating Predictive Resource Management in Future Multicore Systems..	1
<i>Sangyeun Cho and Socrates Demetriades</i>	
Resource Optimization and Deadlock Prevention while Generating Streaming Architectures from Ordinary Programs.....	9
<i>Lei Gao, Gaurav Mittal, David Zaretsky, and Prith Banerjee</i>	
Multicore SoC for On-Board Payload Signal Processing.....	17
<i>Karel H.G. Walters, Sabih H. Gerez, Gerard J.M. Smit, Sebastien Baillou, Gerard K. Rauwerda, and Roland Trautner</i>	
Unifying Manycore and FPGA Processing with the RUSH Architecture.....	22
<i>Brandon Beresini, Scott Ricketts, and Michael Bedford Taylor</i>	

## **Session B: Reconfigurable and Morphable Hardware**

Maximizing the Accuracy of Sound Based Tracking via a Low-Cost Network of Reconfigurable Embedded Nodes.....	29
<i>Varun Subramanian, Anurag Umbarkar, and Alex Daboli</i>	
Reconfigurable Analog VLSI Circuits for Robot Path Planning.....	36
<i>Scott Koziol and Paul Hasler</i>	
Optically Reconfigurable Gate Array with a Polymer-Dispersed Liquid Crystal Holographic Memory.....	44
<i>Takayuki Mabuchi, Minoru Watanabe, Akifumi Ogiwara, and Fuminori Kobayashi</i>	
Research on Design Method of Scalable Configurable IP Core.....	50
<i>Lei Li, Jian Wang, Yuan Wang, and Jinmei Lai</i>	

## **Session C: Built-in Self-test and Self-repair**

UNITRONICS: A Novel Bio-Inspired Fault Tolerant Cellular System.....	58
<i>Mohammad Samie, Gabriel Dragffy, and Tony Pipe</i>	
Application-Aware Optimization of Redundant Resources for the Reconfigurable Self-Healing eDNA Hardware Architecture.....	66
<i>Michael Reibel Boesen, Jan Madsen, and Paul Pop</i>	
Radiation Hardening By Design: A Novel Gate Level Approach.....	74
<i>Massoud Mokhtarpour Ghahroodi, Mark Zwolinski, and Emre Ozer</i>	

## **Session D: Special Session on Dynamically Reconfigurable Embedded Systems**

Concepts, Architectures, and Run-time Systems for Efficient and Adaptive Reconfigurable Processors.....	80
<i>Lars Bauer, Muhammad Shafique, and Jörg Henkel</i>	
Run-Time Resource Instantiation for Fault Tolerance in FPGAs.....	88
<i>Monica Magalhaes Pereira, Lars Braun, Michael Hübner, Jürgen Becker, and Luigi Carro</i>	
A Heterogeneous SoC Architecture with Embedded Virtual FPGA Cores and Runtime Core Fusion.....	96
<i>Peter Figuli, Michael Hübner, Romuald Girardey, Falco Bapp, Thomas Bruckschlägl, Florian Thoma, Jörg Henkel, and Jürgen Becker</i>	
Enabling FPGA Systems for Future Deep Space Exploration Missions: Improving Fault-Tolerance and Computation Density with R3TOS.....	104
<i>Xabier Iturbe, Khaled Benkrid, Tughrul Arslan, Chuan Hong, Ahmet T. Erdogan, and Imanol Martinez</i>	

## **Session E: Reconfigurable Hardware for Space Applications**

The Future of Embedded Systems at ESA: Towards Adaptability and Reconfigurability.....	113
<i>Luca Fossati and Jorgen Ilstad</i>	
Real-Time Estimates of Differential Signal Phase for Spaceborne Systems Using FPGAs...	121
<i>Vishwas Vijayendra, Paul Siqueira, Harikrishnan Chandrikakutty, Akilesh Krishnamurthy, and Russell Tessier</i>	
Analysis of SEU Effects in Partially Reconfigurable SoPCs.....	129
<i>Luca Sterpone, Fabio Margaglia, Markus Koester, Jens Hagemeyer, and Mario Porrman</i>	

## **Session F: Adaptive Hardware/Software for Autonomous Systems**

Failure Management for Cost-Effective and Efficient Spacecraft Operation.....	137
<i>Enrico Noack, Tino Noack, Vijay Patel, Ingo Schmitt, Mark Richters, Johannes Stamminger, and Sonja Sievi</i>	

Adaptable Video Compression and Transmission using Lossy and Workload Balancing Techniques.....	145
<i>Domenic Forte and Ankur Srivastava</i>	

## **Session G: Adaptive Embedded Systems: Design and Implementation**

A Runtime Adaptive Controller for Supporting Hardware Components with Variable Latency.....	153
<i>Christian Pilato, Vito Giovanni Castellana, Silvia Lovergine, and Fabrizio Ferrandi</i>	

A Post-Manufacturing Language-Adaptive Embedded Processor System.....	161
<i>Yong-Kyu Jung</i>	

## **Session H: Special Session on New Frontiers in the Unsupervised Evolution of FPGA-based Circuits**

A Bird's Eye View of FPGA-based Evolvable Hardware.....	169
<i>Fabio Cancare, Sheetal Bhandari, Davide Basilio Bartolini, Matteo Carminati, and Marco Domenico Santambrogio</i>	

Evolvable Systems on Reconfigurable Architecture via Self-Aware Adaptive Applications..	176
<i>Filippo Sironi, Andrea Cuoccio, Henry Hoffmann, Martina Maggio, and Marco Domenico Santambrogio</i>	

Evolvable 2D Computing Matrix Model for Intrinsic Evolution in Commercial FPGAs with Native Reconfiguration Support.....	184
<i>Ruben Salvador, Andrés Otero, Javier Mora, Eduardo de la Torre, Teresa Riesgo, and Lukas Sekanina</i>	

Evolutionary Design of Efficient and Robust Switching Image Filters.....	192
<i>Zdenek Vasicek, Michal Bidlo, Lukas Sekanina, and Kyrre Glette</i>	

## **Session I: On-chip Learning and Adaptation**

A Workload-Aware Neuromorphic Controller for Dynamic Power and Thermal Management.....	200
<i>Saurabh Sinha, Jounghyuk Suh, Bertan Bakkaloglu, and Yu Cao</i>	

An Adaptive Fuzzy Logic-based Routing Algorithm for Networks-on-Chip.....	208
<i>Masoud Dehyadegari, Masoud Daneshtalab, Masoumeh Ebrahimi, Juha Plosila, and Siamak Mohammadi</i>	

## POSTERS

Optimizing High Speed Serial Communication Using Honeywell Rad Hard SerDes.....	215
<i>Gary Roosevelt, Weston Roper, and Thomas Romanko</i>	
Exploratory Study about the Use of New Reconfigurable FPGAs in Space.....	220
<i>Rafal Graczyk, Marcin Stolarski, and Patrick Cormery</i>	
AMBA to SoCWire Network on Chip Bridge as a Backbone for a Dynamic Reconfigurable Processing Unit.....	227
<i>Holger Michel, Frank Bubenhausen, Björn Fiethe, Harald Michalik, Björn Osterloh, Wayne Sullivan, Alex Wishart, Jørgen Ilstad, and Sandi Alexander Habinc</i>	
Application-Driven Dimensioning of a Coarse-Grain Reconfigurable Array.....	234
<i>Waqar Hussain, Tapani Ahonen, Fabio Garzia, and Jari Nurmi</i>	
Area Efficient Processing Element Architecture for Compact Hash Functions Systems on VIRTEX5 FPGA Platform.....	240
<i>Mohamed El-Hadedy, Danilo Gligoroski, and Svein Johan Knapskog</i>	
FPGA Implementation of K-means Algorithm for Bioinformatics Application: An Accelerated Approach to Cluster Microarray Data.....	248
<i>Hanaa M. Hussain, Khaled Benkrid, Huseyin Seker, and Ahmet T. Erdogan</i>	
A Technique for the Identification of Reconfigurable Resources of Flexible Communication Systems.....	256
<i>Jiong Ou, Farooq Muhammad, Jan Haase, and Christoph Grimm</i>	
An FPGA Task Allocator with Preliminary First-Fit 2D Packing Algorithms.....	264
<i>Chuan Hong, Khaled Benkrid, Xabier Iturbe, Ahmet T. Erdogan, and Tughrul Arslan</i>	
A Self-Configurable Computing Architecture for Unstructured and Unknown Reconfigurable Fabrics.....	271
<i>Avinash Amarnath and Christof Teuscher</i>	
Hybrid CMOS/Nanoelectronic Circuits for High Throughput Pattern Matching Applications.....	279
<i>Fabien Alibert, Timothy Sherwood, and Dmitri B. Strukov</i>	
Toward Generic and Adaptive Avionic Test Systems.....	287
<i>George Afonso, Rabie Ben Atitallah, Nicolas Belanger, Martial Rubio, Stephan Stilkerich, and Jean-Luc Dekeyser</i>	
Energy-Aware Video Coding of Multiple Views via Workload Balancing.....	295
<i>Domenic Forte and Ankur Srivastava</i>	
Integration of the Self-Healing eDNA Architecture in a Liquid Crystal Waveguide-based	

Fourier Transform Spectrometer.....	303
<i>Michael Reibel Boesen, Didier Keymeulen, Jan Madsen, Thomas Lu, and Tien-Hsin Chao</i>	
eTissue: A Bio-Inspired Match-based Reconfigurable Hardware Architecture Supporting Hierarchical Self-healing and Self-evolution.....	311
<i>Jiaqing Xu, Yong Dou, Qi Lv, and Jing Zhang</i>	
Application of an Adaptive Digital Controller for Medium Power Satellite DC/DC Converter.....	319
<i>Konrad Skup, Paweł Grudziński, and Piotr Orleański</i>	
Embedded High Speed Model Predictive Controller on a FPGA.....	327
<i>Koldo Basterretxea and Khaled Benkrid</i>	
A Fast Reconfigurable 2D HW Core Architecture on FPGAs for Evolvable Self-Adaptive Systems.....	336
<i>Andrés Otero, Rubén Salvador, Javier Mora, Eduardo De la Torre, Teresa Riesgo, and Lukáš Sekanina</i>	
An FPGA-based Parameterised and Scalable Optimal Solutions for Pairwise Biological Sequence Analysis.....	344
<i>Mohd Nazrin Md Isa, Khaled Benkrid, Thomas Clayton, Cheng Ling, Ahmet T. Erdogan</i>	
Fault Tolerant Three-Dimensional Cellular Genetic Algorithms with Adaptive Migration Schemes.....	352
<i>Asmaa Al-Naqi, Ahmet T. Erdogan, and Tughrul Arslan</i>	
High Performance Intra-task Parallelization of Multiple Sequence Alignments on CUDA-compatible GPUs.....	360
<i>Cheng Ling, Khaled Benkrid, and Ahmet T. Erdogan</i>	
High Performance Linear Equation Solver Using NVIDIA GPUs.....	367
<i>Yoon Kah Leow, Ali Akoglu, Ibrahim Guven, and Erdogan Madenci</i>	
A High Performance Implementation for Molecular Dynamics Simulations on a FPGA Supercomputer.....	375
<i>Server Kasap and Khaled Benkrid</i>	
An Evolutionary Approach for Gray-level Image Zooming.....	383
<i>Jie Li, Mingrui Xin, and Jianong Jin</i>	
Author Index.....	390