

2011 IEEE International Conference on Microelectronic Test Structures

(ICMETS 2011)

**Amsterdam, Netherlands
4–7 April 2011**



**IEEE Catalog Number: CFP11MTS-PRT
ISBN: 978-1-4244-8526-0**

TABLE OF CONTENTS

Invited Paper - Admittance Characterization and Interface Trap Property Extraction for Ge/III-V MOS Structures	1
<i>Koen Martens</i>	
Front-End-Of-Line Quadrature-Clocked Voltage-Dependent Capacitance Measurement	2
<i>Stas Polonsky, Paul Solomon, Jiun-Hsin Liao, Lou Medina, Mark Ketchen</i>	
Evaluation of MOSFET C-V Curve Variation Using Test Structure for Charge-Based Capacitance Measurement	6
<i>Katsuhiro Tsuji, Kazuo Terada, Ryota Kikuchi</i>	
Modeling the Frequency Dependence of MOSFET Gate Capacitance	11
<i>Zeqin Zhu, Gennady Gildenblat, Colin C. McAndrew, Ik-Sung Lim</i>	
A Simple System for on-die Measurement of atto-Farad Capacitance	17
<i>Ezra Baruch, Shai Shperber, Rinatya Levy, Yoav Weizman, Jacob Fridburg, Rachel Marks</i>	
A Versatile Defectivity Monitor Designed for Efficient Test and Failure Analysis	20
<i>Matt Lauderdale, Brad Smith</i>	
Low Cost Wafer Level Parallel Test Strategy for Reliability Assessments in sub-32nm Technology Nodes	26
<i>Mustapha Rafik, Francois Dieudonne, Gerard Morin</i>	
Product Relevant Device Leakage Scribe Characterization Vehicle Test Chip For Efficient Full Wafer Testing	30
<i>Christopher Hess, Robert Firu, Rakesh Vallishayee, Shia Yu, Peng Zhao, Sa Zhao</i>	
Improved Parameter Extraction Procedures for the R3 Model	35
<i>Colin C. McAndrew, Tamara Bettinger</i>	
Contact Resistance Measurement Structures for High Frequencies	41
<i>Deepu Roy, Ralf M. T. Pijper, Luuk F. Tiemeijer, Rob A. M. Wolters</i>	
Strategy for in-line MOS Transistor Transport Optimization	47
<i>Antoine Cros</i>	
Characterisation of Electroplated NiFe Films using Test Structures and Wafer Mapped Measurements	52
<i>J. Murray, G. Schiavone, S. Smith, J. Terry, A. R. Mount, A. J. Walton</i>	
Exploring Capacitance-Voltage Measurements to find the Piezoelectric Coefficient of Aluminum Nitride	58
<i>T. Van Hemert, D. Sarakiotis, S. Jose, R. J. E. Hueting, J. Schmitz</i>	
Interdigitated Electrode Modelling for Applications in Dielectrophoresis	63
<i>C. Chung, S. Smith, A. Menachery, P. Bagnaninchi, A. J. Walton, R. Pethig</i>	
Test Structures and a Measurement System for Characterising the Lifetime of EWOD Devices	69
<i>D. Gruber, Y. Li, S. Smith, A. Tiwari, F. Deng, A. A. Stokes, J. G. Terry, A. S. Bunting, L. Mackay, P. Langridge-Smith, A. J. Walton</i>	
Decoupling of RTS Noise in High Density CMOS Image Sensor Using New Test Structures	74
<i>Jung-Deuk Bok, In-Shik Han, Hyuk-Min Kwon, Sang-Uk Park, Yi-Jung Jung, Seong-Hyung Park, Woon-Il Choi, Man-Lyun Ha, Ju-Il Lee, Hi-Deok Lee</i>	
Microsecond Pulsed DC Matching Measurements on MOSFETs in Strong and Weak Inversion	77
<i>Pietro Andricciola, Hans Tuinhout, Nicole Wils, Jurriaan Schmitz</i>	
Nonlinear Network Analyzer Measurements for Better Transistor Modeling	82
<i>Franz Sischka</i>	
Silicon High Frequency Test Structures Improvement for Millimeter Wave Varactors Characterization Optimization and Modeling	88
<i>F. Sonnerat, R. Debroucke, Y. Morandini, D. Gloria, J-D Arnould, C. Gaquière</i>	
Invited paper - Innovative Thin Film Deposition Technologies Enabling New Materials and New Device Integration Roadmaps	92
<i>Jan Willem Maes</i>	
Lateral Bipolar Structures for Evaluating the Effectiveness of Surface Doping Techniques	93
<i>Gianpaolo Lorito, Lin Qi, L. K. Nanver</i>	
Electrical Estimation of Channel Dopant Uniformity Using Test MOSFET Array	99
<i>Kazuo Terada, Kazuhiko Sanaï, Katsuhiro Tsuji, Takaaki Tsunomura, Akio Nishida, Tohru Mogami</i>	
An Efficient Array Structure to Characterize the Impact of Through Silicon Vias on FET Devices	103
<i>Dan Perry, Jonghoon Cho, Shinichi Domae, Panagiotis Asimakopoulos, Alex Yakovlev, Pol Marchal, Geert Van Der Plas, Nikolaos Minas</i>	

New Test Structure for Evaluating Low-k Dielectric Interconnect Layers by using Ring-oscillators and Metal Comb/Serpentine Patterns.....	108
<i>Yoichi Tamaki, Masaki Ito, Yoshio Takimoto, Masaru Hashino, Yoshifumi Kawamoto</i>	
Characterization and Modelling of Gate Current Injection in Embedded Non-Volatile Flash Memory.....	113
<i>Alban Zaka, Davide Garetto, Denis Rideau, Pierpaolo Palestri, Jean-Philippe Manceau, Erwan Dornel, Quentin Raffay, Raphael Clerc, Yusuf Leblebici, Clement Tavernier, Herve Jaouen</i>	
Gated Diode in Breakdown Voltage Collapse Regime – A Test Vehicle for Oxide Characterization	119
<i>Adrian Rusu, Marian Badila, Alexandru Rusu</i>	
Experimental Procedure for Accurate Trap Density Study by Low Frequency Charge Pumping Measurements.....	123
<i>A. Datta, F. Driussi, D. Esseni, G. Molas, E. Nowak</i>	
Device Variability and Correlation Control by Automated Tuning of SPICE Cards to PCM Measurements.....	128
<i>Alberto Revelant, Luca Lucci, Luca Selmi, Benno Ankele</i>	
Variation-sensitive Monitor Circuits for Estimation of Die-to-Die Process Variation.....	134
<i>Islam A. K. M. Mahfuzul, Akira Tsuchiya, Kazutoshi Kobayashi, Hidetoshi Onodera</i>	
Simple Current and Capacitance Methods for Bulk FinFET Height Extraction and Correlation to Device Variability	139
<i>T. Chiarella, B. Parvais, N. Horiguchi, M. Togo, C. Kerner, L. Witters, P. Absil, S. Biesemans, T. Hoffmann</i>	
Gap-closing Test Structures for Temperature Budget Determination.....	143
<i>Erik J. Faber, Rob A. M. Wolters, Jurriaan Schmitz</i>	
High Temperature On-wafer Measurement Structure for DMOS Characterization	148
<i>Cristian Boianceanu, Dan Simon, Radu Blanaru</i>	
Design of a Test Chip with Small Embedded Temperature Sensor Structures Realized in a Common-Drain Power Trench Technology	154
<i>Helmut Kock, Robert Illing, Thomas Ostermann, Stefan Decker, Donald Dibra, Gregor Pobegen, Stefano De Filippis, Michael Glavanovics, Dionyz Pogany</i>	
Scalable Thermal Resistance Model for Single and Multi-finger Silicon-on-Insulator MOSFETs	160
<i>S. Khandelwal, J. Watsy, E. Tamilmaniz, L. Wagner</i>	
Matching Characteristics of Metal Resistors.....	164
<i>Hiroaki Namba, Takasuke Hashimoto, Kenji Hayashi, Masayuki Furumiya</i>	
Radiation Effects Upon the Mismatch of Identically Laid Out Transistor Pairs	169
<i>Jens Verbeeck, Paul Leroux, Michiel Steyaert</i>	
Novel BJT Test Structure for High-Performance Matching Characteristics in CMOS-Based Analog Applications.....	173
<i>Yi-Jung Jung, Byoung-Seok Park, In-Shik Han, Hyuk-Min Kwon, Sang-Uk Park, Jung-Deuk Bok, Yi-Sun Chung, Min-Gyu Lim, Jung-Hwan Lee, Hi-Deok Lee</i>	
Sensing Mobility Mismatch due to Local Interconnect Mechanical Stress in CMOS Technology	176
<i>Sylvain Blayac, Christian Rivero, Pascal Fornara, Laurent Lopez, Nicolas Demange</i>	
Author Index	