

# **2011 16th IEEE European Test Symposium**

**(ETS 2011)**

**Trondheim, Norway  
23 – 27 May 2011**



**IEEE Catalog Number: CFP11216-PRT  
ISBN: 978-1-4577-0483-3**

# Sixteenth IEEE European Test Symposium

## ETS 2011

### Table of Contents

Foreword.....	x
Organizing Committee.....	xi
Steering and Program Committee.....	xiii
Best Paper Award.....	xiv
Test Technology Technical Council.....	xv
Plenary Presentation Keynotes.....	xviii

---

#### ETS 2010 Best Paper

Diagnosis of Failing Scan Cells through Orthogonal Response Compaction .....	1
<i>Brady Benware, Grzegorz Mrugalski, Artur Pogiel, Janusz Rajski, Jędrzej Solecki, and Jerzy Tyszer</i>	

#### Power Switches

Improved DFT for Testing Power Switches .....	7
<i>Saqib Khursheed, Sheng Yang, Bashir M. Al-Hashimi, Xiaoyu Huang, and David Flynn</i>	
Signature Analysis for Testing, Diagnosis, and Repair of Multi-mode Power Switches .....	13
<i>Zhaobo Zhang, Xrysovalantis Kavousianos, Yan Luo, Yiorgos Tsiatouhas, and Krishnendu Chakrabarty</i>	

#### Security

Scan Attacks and Countermeasures in Presence of Scan Response Compactors .....	19
<i>Jean DaRolt, Giorgio Di Natale, Marie-Lise Flottes, and Bruno Rouzeyre</i>	

#### Converter Testing

Memory Optimized Two-Stimuli INL Test Method for DAC-ADC Pairs .....	25
<i>Esa Korhonen and Juha Kostamovaara</i>	

Signature Testing and Diagnosis of High Precision $\Sigma\Delta$ ADC Dynamic Specifications Using Model Parameter Estimation .....	33
<i>S. Kook, A. Banerjee, and A. Chatterjee</i>	

### **3D Technology**

A Pre- and Post-bond Self-Testing and Calibration Methodology for SAR ADC Array in 3-D CMOS Imager .....	39
<i>Xuan-Lun Huang, Ping-Ying Kang, Jiun-Lang Huang, Yung-Fa Chou, Yung-Pin Lee, and Ding-Ming Kwai</i>	
Layer Redundancy Based Yield Improvement for 3D Wafer-to-Wafer Stacked Memories .....	45
<i>Mottaqiallah Taouil and Said Hamdioui</i>	
DFT Architecture for 3D-SICs with Multiple Towers .....	51
<i>Chun-Chuan Chi, Erik Jan Marinissen, Sandeep Kumar Goel, and Cheng-Wen Wu</i>	

### **Emerging Technologies**

Power Aware Post-manufacture Tuning of Analog Nanocircuits .....	57
<i>Aritra Banerjee, Subho Chatterjee, Azad Naeemi, and Abhijit Chatterjee</i>	
Tomographic Testing and Validation of Probabilistic Circuits .....	63
<i>Alexandru Paler, Armin Alaghi, Ilia Polian, and John P. Hayes</i>	
Fault Masking and Diagnosis in Reversible Circuits .....	69
<i>Masoud Zamani, Navid Farazmand, and Mehdi B. Tahoori</i>	

### **Mixed-Signal and RF Test**

Extraction of EVM from Transmitter System Parameters .....	75
<i>Afsaneh Nassery, Sule Ozev, Marian Verhelst, and Mustapha Slamani</i>	
A Mixed-Signal Test Bus and Analog BIST with 'Unlimited' Time and Voltage Resolution .....	81
<i>Stephen Sunter and Aubin Roy</i>	

### **Dependability**

AVF Analysis Acceleration via Hierarchical Fault Pruning .....	87
<i>Michail Maniatakos, Chandra Tirumurti, Abhijit Jas, and Yiorgos Makris</i>	
Efficient Fault Detection Architecture Design of Latch-Based Low Power DSP/MCU Processor .....	93
<i>Hai Yu, Michael Nicolaidis, Lorena Anghel, and Nacer-Eddine Zergainoh</i>	

## **Test Data Compression, Compaction, and Diagnosis**

Reduced ATE Interface for High Test Data Compression .....	99
<i>Dariusz Czysz, Grzegorz Mrugalski, Nilanjan Mukherjee, Janusz Rajski, and Jerzy Tyszer</i>	
Toggle-Based Masking Scheme for Clustered Unknown Response Bits .....	105
<i>Ozgur Sinanoglu</i>	
Structural In-Field Diagnosis for Random Logic Circuits .....	111
<i>Alejandro Cook, Melanie Elm, Hans-Joachim Wunderlich, and Ulrich Abelein</i>	

## **Advances in Test**

Accelerating RTL Fault Simulation through RTL-to-TLM Abstraction .....	117
<i>N. Bombieri, F. Fummi, and V. Guarnieri</i>	
Improving Reliability in NoCs by Application-Specific Mapping Combined with Adaptive Fault-Tolerant Method in the Links .....	123
<i>Anelise Kologeski, Caroline Concatto, Luigi Carro, and Fernanda Lima Kastensmidt</i>	
Latency Analysis for Sequential Circuits .....	129
<i>Alexander Finder, André Süllow, and Görschwin Fey</i>	

## **Contactless and Memory Testing**

Input/Output Pad for Direct Contact and Contactless Testing .....	135
<i>M. Scandiuzzo, S. Cani, L. Perugini, S. Spolzino, R. Canegallo, C. Gozzi, F. Maggioni, L. Perilli, R. Cardu, and E. Franchi</i>	

## **ATPG 1**

An Approach for Quantifying Path Correlation in Digital Circuits without any Path or Segment Enumeration .....	141
<i>Stelios Neophytou, Kyriakos Christou, and Maria K. Michael</i>	
Constraint-Based Hierarchical Untestability Identification for Synchronous Sequential Circuits .....	147
<i>Jaan Raik, Anna Rannaste, Maksim Jenihhin, Taavi Viilukas, Raimund Ubar, and Hideo Fujiwara</i>	
A Functional Power Evaluation Flow for Defining Test Power Limits during At-Speed Delay Testing .....	153
<i>M. Valka, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, E. Sanchez, M. De Carvalho, and M. Sonza Reorda</i>	

## **Analog Production Test**

A Robust Metric for Screening Outliers from Analogue Product Manufacturing Tests Responses .....	159
<i>Shaji Krishnan and Hans G. Kerkhoff</i>	
Fast and Accurate DPPM Computation Using Model Based Filtering .....	165
<i>Ender Yilmaz and Sule Ozev</i>	

## **Post-silicon Debug**

Optimization of Assertion Placement in Time-Constrained Embedded Systems .....	171
<i>Viacheslav Izosimov, Zebo Peng, Michele Lora, Graziano Pravadelli, Franco Fummi, Giuseppe Di Guglielmo, and Masahiro Fujita</i>	

## **ATPG 2**

Critical Fault-Based Pattern Generation for Screening SDDs .....	177
<i>Fang Bao, Ke Peng, Mahmut Yilmaz, Krishnendu Chakrabarty, LeRoy Winemberg, and Mohammad Tehranipoor</i>	

## **Diagnosis**

Structural Test for Graceful Degradation of NoC Switches .....	183
<i>Atefe Dalirsani, Stefan Holst, Melanie Elm, and Hans-Joachim Wunderlich</i>	
On Transition Fault Diagnosis Using Multicycle At-Speed Broadside Tests .....	189
<i>Irith Pomeranz</i>	
Ranking of Suspect Faulty Blocks Using Dataflow Analysis and Dempster-Shafer Theory for the Diagnosis of Board-Level Functional Failures .....	195
<i>Hongxia Fang, Zhiyuan Wang, Xinli Gu, and Krishnendu Chakrabarty</i>	

## **Posters**

Online Univariate Outlier Detection in Final Test: A Robust Rolling Horizon Approach .....	201
<i>H.C.M. Bossers, J.L. Hurink, and G.J.M. Smit</i>	
Timing Vulnerability Factors of Ultra Deep-sub-micron CMOS .....	202
<i>Massoud Mokhtarpour Ghahroodi, Mark Zwoliński, Rick Wong, and Shi-Jie Wen</i>	
F-Scan Test Generation Model for Delay Fault Testing at RTL Using Standard Full Scan ATPG .....	203
<i>Marie Engelen J. Obien, Satoshi Ohtake, and Hideo Fujiwara</i>	
Viterbi-Based Efficient Test Data Compression .....	204
<i>Dongsoo Lee and Kaushik Roy</i>	
Memory Test Optimization for Parasitic Bit Line Coupling in SRAMs .....	205
<i>Sandra Irobi, Zaid Al-Ars, and Said Hamdioui</i>	

A Novel SRAM-Cell Based Input Vector Monitoring Concurrent BIST Architecture .....	206
<i>I. Voyiatzis, C. Efstathiou, and H. Antonopoulou</i>	
FPGA Soft Error Recovery Mechanism with Small Hardware Overhead .....	207
<i>Uroš Legat, Anton Biasizzo, and Franc Novak</i>	
I-BIRAS: Interconnect Built-In Self-Repair and Adaptive Serialization in 3D Integrated Systems .....	208
<i>Michael Nicolaidis, Vladimir Pasca, and Lorena Anghel</i>	
A Hardware-Based Approach for Fault Detection in RTOS-Based Embedded Systems .....	209
<i>D. Silva, K. Stangherlin, L. Bolzani, and F. Vargas</i>	
High-Performance Diagnostic Fault Simulation on GPUs .....	210
<i>Min Li and Michael S. Hsiao</i>	
Dynamic Test Set Selection Using Implication-Based On-Chip Diagnosis .....	211
<i>N. Alves, Y. Shi, N. Imbriglia, J. Dworak, K. Nepal, and R.I. Bahar</i>	
A Low-Cost Emulation System for Fast Co-verification and Debug .....	212
<i>J. Lagos-Benites, M. Grosso, L. Sterpone, M. Sonza Reorda, G. Audisio, M. Pipponzi, and M. Sabatini</i>	
Revisiting Application-Dependent Test for FPGA Devices .....	213
<i>Alessandro Cilaro, Carmelo Lofiego, Antonino Mazzeo, and Nicola Mazzocca</i>	
Temperature-Variation-Aware Test Pattern Optimization .....	214
<i>Tomokazu Yoneda, Makoto Nakao, Michiko Inoue, Yasuo Sato, and Hideo Fujiwara</i>	
Analysis and Mitigation of Electromigration in RF Circuits: An LNA Case Study .....	215
<i>Ramachandran Venkatasubramanian, Doohwang Chang, and Sule Ozev</i>	
Enhancement of Clock Delay Faults Testing .....	216
<i>Yoshinobu Higami, Hiroshi Takahashi, Shin-ya Kobayashi, and Kewal K. Saluja</i>	
Dual Edge Triggered Flip-Flops for Noise Aware Design .....	217
<i>Yukiya Miura</i>	
On High-Quality Test Pattern Selection and Manipulation .....	218
<i>Feng Yuan, Xiao Liu, and Qiang Xu</i>	
<b>Embedded Tutorial</b>	
Towards Variation-Aware Test Methods .....	219
<i>Iliia Polian, Bernd Becker, Sybille Hellebrand, Hans-Joachim Wunderlich, and Peter Maxwell</i>	
<b>Author Index</b> .....	226