

2011 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign

(MEMOCODE 2011)

**Cambridge, United Kingdom
11 – 13 July 2011**



**IEEE Catalog Number: CFP11MCD-PRT
ISBN: 978-1-4577-0117-7**

Table of Contents

Session 1: Modeling and Implementation of Software-Hardware Systems

Distributing C# Methods and Threads over Ethernet-connected FPGAs using Kiwi.....	1
<i>David Greaves, Satnam Singh</i>	
Rigorous System Level Modeling and Analysis of Mixed HW/SW Systems	11
<i>Paraskevas Bourgos, Kai Huang, Ananda Basu, Marius Bozga, Saddek Bensalem, Joseph Sifakis</i>	

Session 2: Synthesis Techniques

Polychronous controller synthesis from MARTE CCSL timing specifications	21
<i>Huafeng Yu, Jean-Pierre Talpin, Loic Besnard, Thierry Gautier, Herve Marchand, Paul Le Guernic</i>	
Controller Synthesis for Pipelined Circuits Using Uninterpreted Functions	31
<i>Georg Hofferek, Roderick Bloem</i>	
Mining Assumptions for Synthesis	43
<i>Wenchao Li, Lili Dworkin, Sanjit Seshia</i>	

Session 3: Transformation and Refinement Techniques

Formal modelling and transformations of processor instruction sets	51
<i>Andrey Mokhov, Danil Sokolov, Maxim Rykunov, Alex Yakovlev</i>	
Verification of Microarchitectural Refinements in Rule-based Systems	61
<i>Nirav Dave, Michael Katelman, Myron King, Arvind, Jose Meseguer</i>	

Design Contest

MEMOCODE 2011 Hardware/Software CoDesign Contest: NoC Simulator.....	73
<i>Derek Chiou</i>	
Fast Scalable FPGA-Based Network-on-Chip Simulation Models	77
<i>Michael Papamichael</i>	
GPU-Based NoC Simulator	83
<i>Mahdy Zolghadr, Koosha Mirhosseini, Saeid Gorgin, Abbas Nayebi</i>	

Invited Talk 2

A Flexible Formal Verification Framework for Industrial Scale Validation	89
<i>Anna Slobodova, Jared Davis, Sol Swords, Warren Hunt</i>	

Session 4: Verification Problems

Predictive Analysis for Detecting Serializability Violations through Trace Segmentation	99
<i>Arnab Sinha, Sharad Malik, Chao Wang, Aarti Gupta</i>	

SMT Based False Causal loop Detection during Code Synthesis from Polychronous Specifications 109
Bijoy A. Jose, Abdoulaye Gamatie, Julien Ouy, Sandeep K. Shukla

Efficient Deadlock Detection for Concurrent Systems..... 119
Andreas Griesmayer, Saddek Bensalem, Axel Legay, Thanh-Hung Nguyen, Doron Peled

Invited Tutorial 2

Function Interface Models for Hardware Compilation..... 131
Dan R. Ghica

Invited Tutorial 3

Modern Constraint Solving by Propagation..... 143
Christopher Jefferson

Invited Talk 3

A Case Study of Hardware Software Co-Design in a Consumer ASIC..... 145
Mark Shand

Session 5: Verification and Simulation Techniques

Reachability Analysis for Incomplete Networks of Markov Decision Processes..... 151
Ralf Wimmer, Ernst Moritz Hahn, Holger Hermanns, Bernd Becker

Transforming SystemC Transaction Level Models into UPPAAL Timed Automata 161
Paula Herber, Marcel Pockrandt, Sabine Glesner

Modeling of Time in Discrete-Event Simulation of Systems-on-Chip..... 171
Giovanni Funchal, Matthieu Moy

Session 6: Testing, Debug, and Assertion-based Validation

Parallel Assertions for Debugging Parallel Programs..... 181
Daniel Schwartz-Narbonne, Feng Liu, Tarun Pondicherry, David August, Sharad Malik

Automatic Generation of Assertions from System Level Design Using Data Mining 191
Lingyi Liu, David Sheridan, Viraj Athavale, Shobha Vasudevan

EFSM-based Model-driven Approach to Concolic Testing of System-Level Design..... 201
Giuseppe Di Guglielmo, Masahiro Fujita, Franco Fummi, Graziano Pravadelli, Stefano Soffia

Cwyj qt 'kpf gz211