

2011 Symposium on VLSI Technology

(VLSIT 2011)

**Kyoto, Japan
14 – 16 June 2011**



**IEEE Catalog Number: CFP11VTS-PRT
ISBN: 978-1-4244-9949-6**

TABLE OF CONTENTS

SESSION 1 - Welcome and Plenary Session [Shunju I, II]

Tuesday, June 14, 8:30

Chairpersons: H. Wakabayashi, Sony Corp.
K. Schroefer, Intel Mobile Communications GmbH

1-1 - 8:30

Welcome and Opening Remarks

M. Niwa, Univ. of Tsukuba
M.-R. Lin, GLOBALFOUNDRIES

1-2 - 8:45

(Invited)

Computer-Assisted Biofabrication: The Challenges on Manufacturing 3-D Biological Tissues for Tissue and Organ Engineering, M. Nakamura, S. Iwanaga, K. Arai, H. Toda, G. Capi and T. Nikaido, University of Toyama, Japan

2

1-3 - 9:25

(Invited)

Technology Impacts from the New Wave of Architectures for Media-rich Workloads, S. Naffziger, Advanced Micro Devices, Inc., USA

6

SESSION 2A - FinFETs [Shunju I]

Tuesday, June 14, 10:40

Chairpersons: M. Masahara, AIST
T.-J. K. Liu, Univ. of California, Berkely

2A-1 - 10:40

Scaling of SOI FinFETs Down to Fin Width of 4 nm for the 10nm Technology Node, J.B. Chang, M. Guillorn, P.M. Solomon, C.-H. Lin, S.U. Engelmann, A. Pyzyna, J.A. Ott and W.E. Haensch, IBM T.J. Watson Research Center, USA

12

2A-2 - 11:05

Sub-25nm FinFET with Advanced Fin Formation and Short Channel Effect Engineering, T. Yamashita*, V.S. Basker*, T. Standaert*, C.-C. Yeh*, T. Yamamoto***, K. Maitra**, C.-H. Lin****, J. Faltermeyer*, S. Kanakasabapathy*, M. Wang*, H. Sunamura***, H. Jagannathan*, A. Reznicek*, S. Schmitz*, A. Inada***, J. Wang*, H. Adhikari**, N. Berliner*, K.-L. Lee****, P. Kulkarni*, Y. Zhu****, A. Kumar****, A. Bryant*, S. Wu*, T. Kanarsky*, J. Cho**, E. Mclellan*, S.J. Holmes*, R.C. Johnson*, T. Levin*, J. Demarest*, J. Li*, P. Oldiges*, J. Arnold*, M. Colburn*, M. Hane****, D. Mcherron*, V.K. Paruchuri*, B. Doris*, R.J. Miller**, H. Bu*, M. Khare*, J. O'Neill* and E. Leobandung*, *IBM Research, **GLOBALFOUNDRIES Inc., ***Renesas Electronics and ****IBM T.J. Watson Research Center, USA

14

2A-3 - 11:30

Modeling of Width-Quantization-Induced Variations in Logic FinFETs for 22nm and Beyond, C.-H. Lin*, W. Haensch*, P. Oldiges**, H. Wang**, R. Williams**, J. Chang*, M. Guillorn*, A. Bryant*, T. Yamashita***, T. Standaert***, H. Bu***, E. Leobandung* and M. Khare****, *IBM T.J. Watson Research Center, **IBM Systems and Technology Group and ****IBM Research at Albany Nanotech, USA

16

2A-4 - 11:55

Critical Discussion on (100) and (110) Orientation Dependent Transport: nMOS Planar and FinFET, C.D. Young*, M.O. Baykan***, A. Agrawal***, H. Madan****, K. Akarvardar****, C. Hobbs*, I. Ok*, W. Taylor*, C.E. Smith*, M.M. Hussain*, T. Nishida**, S. Thompson**, P. Majhi*, P. Kirsch*, S. Datta*** and R. Jammy*, *SEMATECH, **U. Florida-Gainesville, ***Penn State and ****GlobalFoundries assignee, USA

18

SESSION 2B - RRAM I [Shunju II]

Tuesday, June 14, 10:40

Chairpersons: Y. Akasaka, TOKYO ELECTRON TAIWAN LIMITED
J. Lutze, Sandisk Corp.

2B-1 - 10:40

Forming-Free Nitrogen-Doped AIO_x RRAM with Sub- μ A Programming Current, W. Kim, S.I. Park, Z. Zhang, Y. Yang-Liau, D. Sekar, H.-S. P. Wong and S.S. Wong, Stanford University, USA

22

2B-2 - 11:05

Evidences of Anodic-Oxidation Reset Mechanism in TiN/NiO/Ni RRAM Cells, L. Goux*, R. Degraeve*, B. Govoreanu*, H.-Y. Chou**, V.V. Afanas'ev**, J. Meerschaet*, M. Toeller***, X.P. Wang*, S. Kubicek*, O. Richard*, J.A. Kittl*, D.J. Wouters***, M. Jurczak* and L. Altimime*, *IMEC, **University of Leuven, Belgium and ***Tokyo Electron Limited, Japan

24

2B-3 - 11:30

Resistive Switching AIO_x-Based Memory with CNT Electrode for Ultra-Low Switching Current and High Density Memory Application, Y. Wu*, Y. Chai***, H.-Y. Chen*, S. Yu* and H.-S. P. Wong*, *Stanford University, USA and **Hong Kong University of Science and Technology, China

26

2B-4 - 11:55

Deterministic and Stochastic Component in RESET Transient of HfSiO/FUSI Gate RRAM Stack, R. Degraeve*, L. Goux*, Ph. Roussel*, D.J. Wouters**, J.A. Kittl*, L. Altimime*, M. Jurczak* and G. Groeseneken**, *IMEC and **KU Leuven, Belgium

28

SESSION 3A - Advanced CMOS [Shunju I]

Tuesday, June 14, 13:40

Chairpersons: T. Hiramoto, The Univ. of Tokyo
T. Skotnicki, STMicroelectronics

3A-1 - 13:40

Aggressively Scaled High-k Last Metal Gate Stack with Low Variability for 20nm Logic High Performance and Low Power Applications, S. Hyun, J.-H. Han, H.-B. Park, H.-J. Na, H.J. Son, H.Y. Lee, H.-S. Hong, H.-L. Lee, J. Song, J.J. Kim, J. Lee, W.C. Jeong, H.J. Cho, K.I. Seo, D.W. Kim, S.P. Sim, S.B. Kang, D.K. Sohn, S. Choi, H. Kang and C. Chung, Samsung Electronics, Korea

32

3A-2 - 14:05

Gate-Last vs. Gate-First Technology for Aggressively Scaled EOT Logic/RF CMOS, A. Veloso*, L.-Å. Ragnarsson*, M.J. Cho*, K. Devriendt*, K. Kellens*, F. Sebaai*, S. Suhard*, S. Brus*, Y. Crabbe*, T. Schram*, E. Röhr*, V. Paraschiv*, G. Eneman*, T. Kauerauf*, M. Dehan*, S.-H. Hong***, S. Yamaguchi****, S. Takeoka****, Y. Higuchi****, H. Tielens*, A. Van Ammel*, P. Favia*, H. Bender*, A. Franquet*, T. Conard*, X. Li****, K.-L. Pey****, H. Struyf*, P. Mertens*, P.P. Absil*, N. Horiguchi* and T. Hoffmann*, *IMEC, **also KU Leuven and FWO, assignees at IMEC from ***Samsung, ****SONY, *****Panasonic, Belgium, *****IME, A*STAR and *****SUTD, Singapore

34

3A-3 - 14:30

Full Metal Gate with Borderless Contact for 14 nm and Beyond, S.-C. Seo*, L.F. Edge*, S. Kanakasabapathy*, M. Frank****, A. Inada**, L. Adam*, M.M. Wang*, K. Watanabe**, P. Jamison*, K. Ariyoshi***, M. Sankarapandian*, S. Fan*, D. Horak*, J.T. Li*, T. Vo*, B. Haran*, J. Bruley****, M. Hopstaken****, S.L. Brown****, J. Chang****, E.A. Cartier****, D.-G. Park****, J.H. Stathis****, B. Doris*, R. Divakaruni****, M. Khare*, V. Narayanan**** and V.K. Paruchuri*, *IBM Research, **Renesas, ***Toshiba at Albany NanoTech, ****IBM T.J. Watson Research Center and *****IBM Microelectronics, USA

3A-4 - 14:55

A 28nm Poly/SiON CMOS Technology for Low-Power SoC Applications, C.W. Liang, M.T. Chen, J.S. Jenq, W.Y. Lien, C.C. Huang, Y.S. Lin, B.J. Tzau, W.J. Wu, Z.H. Fu, I.C. Wang, P.Y. Chou, C.S. Fu, C.Y. Tzeng, K.L. Chiu, L.S. Huang, J.W. You, J.G. Hung, Z.M. Cheng, B.C. Hsu, H.Y. Wang, Y.H. Ye, J.Y. Wu, C.L. Yang, C.C. Huang, C.C. Chien, Y.R. Wang, C.C. Liu, S.F. Tzou, Y.H. Huang, C.C. Yu, J.H. Liao, C.L. Lin, D.F. Chen, S.C. Chien and I.C. Chen, United Microelectronics Corporation Ltd., Taiwan

3A-5 - 15:20

RF and Mixed-Signal Performances of a Low Cost 28nm Low-Power CMOS Technology for Wireless System-on-Chip Applications, M.-T. Yang, K. Liao, R. Welstand, C. Teng, W. Sy, Y. Chen, R. Dutta, PR. Chidambaram, M. Han, Y. Du and G. Yeap, Qualcomm Inc, USA

SESSION 3B - RRAM II [Shunju II]

Tuesday, June 14, 13:40

Chairpersons: S. S. Chung, National Chiao Tung Univ.
J. Zahurak, Micron Technology, Inc.

3B-1 - 13:40

High Performance Unipolar $\text{AlO}_x/\text{HfO}_x/\text{Ni}$ Based RRAM Compatible with Si Diodes for 3D Application, X.A. Tran*, B. Gao***, J.F. Kang**, L. Wu*, Z.R. Wang*, Z. Fang****, K.L. Pey*, Y.C. Yeo****, A.Y. Du****, B.Y. Nguyen****, M.F. Li**** and H.Y. Yu*, *Nanyang Technological University, Singapore, **Peking University, China, ***A*STAR, ****National University of Singapore, *****GLOBALFOUNDRIES Singapore, Singapore, *****Soitec, France and *****Fudan University, China

3B-2 - 14:05

Theoretical Study of the Resistance Switching Mechanism in Rutile TiO_{2-x} for ReRAM: the Role of Oxygen Vacancies and Hydrogen Impurities, S.G. Park, B. Magyari-Köpe and Y. Nishi, Stanford University, USA

3B-3 - 14:30

Highly Reliable and Fast Nonvolatile Hybrid Switching ReRAM Memory Using Thin Al_2O_3 Demonstrated at 54nm Memory Array, J. Yi, H. Choi, S. Lee, J. Lee, D. Son, S. Lee, S. Hwang, S. Song, J. Park, S. Kim, W. Kim, J.-Y. Kim, S. Lee, J. Moon, J. You, M. Joo, J. Roh, S. Park, S.-W. Chung, J. Lee and S.-J. Hong, Hynix Semiconductor Inc., Korea

3B-4 - 14:55

High Thermal Robust ReRAM with a New Method for Suppressing Read Disturb, M. Terai, M. Saitoh, T. Nagumo, Y. Sakotsubo, Y. Yabe, K. Takeda and T. Hase, Renesas Electronics Corp., Japan

3B-5 - 15:20

Bi-Layered RRAM with Unlimited Endurance and Extremely Uniform Switching, Y.-B. Kim, S.R. Lee, D. Lee, C.B. Lee, M. Chang, J.H. Hur, M.-J. Lee, G.-S. Park, C.J. Kim, U.-I. Chung, I.-K. Yoo and K. Kim, Samsung Advanced Institute of Technology, Korea

SESSION 4A - High Mobility Channel Devices [Shunju I]

Tuesday, June 14, 16:00

Chairpersons: C. H. Wann, TSMC
J. Kavalieros, Intel Corp.

4A-1 - 16:00

High Mobility Ge pMOSFETs with ~ 1nm Thin EOT Using $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$ Gate Stacks Fabricated by Plasma Post Oxidation, R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka and S. Takagi, The University of Tokyo, Japan

56

36

4A-2 - 16:25

High Performance Extremely-Thin Body III-V-On-Insulator MOSFETs on a Si Substrate with Ni-InGaAs Metal S/D and MOS Interface Buffer Engineering, S.H. Kim*, M. Yokoyama*, N. Taoka*, R. Iida*, S. Lee*, R. Nakane*, Y. Urabe**, N. Miyata**, T. Yasuda**, H. Yamada***, N. Fukuhara***, M. Hata***, M. Takenaka* and S. Takagi*, *The University of Tokyo, **National Institute of Advanced Industrial Science and Technology and ***Sumitomo Chemical Co. Ltd., Japan

58

38

4A-3 - 16:50

CMOS Integration of InGaAs nMOSFETs and Ge pMOSFETs with Self-Align Ni-Based Metal S/D Using Direct Wafer Bonding, M. Yokoyama*, S.H. Kim*, R. Zhang*, N. Taoka*, Y. Urabe**, T. Maeda**, H. Takagi**, T. Yasuda**, H. Yamada***, O. Ichikawa***, N. Fukuhara***, M. Hata***, M. Sugiyama*, Y. Nakano*, M. Takenaka* and S. Takagi*, *The University of Tokyo, **National Institute of Advanced Industrial Science and Technology and ***Sumitomo Chemical Co. Ltd., Japan

60

40

4A-4 - 17:15

Scalable TaN Metal Source/Drain & Gate InGaAs/Ge n/pMOSFETs, T. Maeda*, Y. Urabe*, T. Itatani*, H. Ishii*, N. Miyata*, T. Yasuda*, H. Yamada**, M. Hata**, M. Yokoyama***, M. Takenaka*** and S. Takagi***, *National Institute of Advanced Industrial Science and Technology, **Sumitomo Chemical Co. Ltd. and ***The University of Tokyo, Japan

62

4A-5 - 17:40**(Late News)**

A 0.021 μm^2 Trigate SRAM Cell with Aggressively Scaled Gate and Contact Pitch, M.A. Guillorn, J. Chang, A. Pyzyna, S. Engelmann, M. Glodde, E. Joseph, R. Bruce, J.A. Ott, A. Majumdar, F. Liu, M. Brink, S. Bangsaruntip, M. Khater, S. Mauer, I. Lauer, C. Lavoie, Z. Zhang, J. Newbury, E. Kratschmer, D.P. Klaus, J. Bucchignano, B. To, W. Graham, E. Sikorski, V. Narayanan, N. Fuller and W. Haensch, IBM T.J. Watson Research Center, USA

64

44

46

SESSION 4B - NAND Flash Memory [Shunju II]

Tuesday, June 14, 16:00

Chairpersons: S. Hong, Hynix Semiconductor Inc..
J. Zahurak, Micron Technology, Inc.

4B-1 - 16:00

A Highly Scalable Vertical Gate (VG) 3D NAND Flash with Robust Program Disturb Immunity Using a Novel PN Diode Decoding Structure, C.-H. Hung, H.-T. Lue, K.-P. Chang, C.-P. Chen, Y.-H. Hsiao, S.-H. Chen, Y.-H. Shih, K.-Y. Hsieh, M. Yang, J. Lee, S.-Y. Wang, T. Yang, K.-C. Chen and C.-Y. Lu, Macronix International Co., Ltd., Taiwan

68

48

50

52

4B-2 - 16:25

A Highly Manufacturable Integration Technology of 20nm Generation 64Gb Multi-Level NAND Flash Memory, K. W. Lee, S.K. Choi, S.J. Chung, H.L. Lee, S.M. Yi, B.I. Han, B.I. Lee, D.H. Lee, J.H. Seo, N.Y. Park, H.S. Kim, H.S. Kim, T.U. Youn, K.H. Noh, M.K. Lee, J.Y. Lee, K.H. Han, W.S. Woo, S.W. Cho, S.C. Lee, S.S. Kim, C.S. Hyun, W.J. Suh, S.D. Kim, M.K. Ahn, H.S. Kim, K.S. Kim, G.S. Cho, S. K. Park, S. Aritome, J.W. Kim, S.K. Lee, S.J. Hong and S.W. Park, Hynix Semiconductor Inc., Korea

4B-3 - 16:50

A Novel Low-Voltage Hot-Carrier (LVHC) Programming Method for Scaled NAND Flash Cell, W.-J. Tsai, P.H. Tsai, J.S. Huang, S.G. Yan, C.H. Cheng, C.C. Cheng, Y.J. Chen, C.H. Lee, M.C. Hsu, T.T. Han, T.C. Lu, K.C. Chen and C.-Y. Lu, Macronix International Co., Ltd., Taiwan

4B-4 - 17:15

A Novel Junctionless All-Around-Gate SONOS Device with a Quantum Nanowire on a Bulk Substrate for 3D Stack NAND Flash Memory, S.-J. Choi, D.-I. Moon, J.P. Duarte, S. Kim and Y.-K. Choi, KAIST, Korea

4B-5 - 17:40

Extraction of 3-D Trap Position in NAND Flash Memory Considering Channel Resistance of Pass Cells and Bit-Line Interference, S.M. Joe*, M.K. Jung*, J.W. Lee*, M.S. Lee*, B.S. Jo*, J.H. Bae*, S.K. Park**, K.R. Han**, J.H. Yi**, G.S. Cho** and J.H. Lee*, *Seoul National University and **Hynix Semiconductor Inc., Korea

RUMP SESSIONS

Thursday, June 14, 20:00-22:00

Organizers: N. Kasai, Tohoku Univ.
T. Skotnicki, STMicroelectronics

J-R: Low Voltage - How Low can we go with Technology and Design Solutions? [Suzaku I, II]

Organizers: Technology
N. Kasai, Tohoku Univ.
T. Skotnicki, STMicroelectronics
Circuits
S. Doshio, Panasonic Corp.
M. Clinton, Texas Instruments, Inc.

Moderators: K. Ishimaru, Toshiba Corp.
K. Zhang, Intel Corp.

R-1: Can FinFET/FDSOI Compensate for the Stagnation in Scaling? [Shunju I]

Moderators: M. Hane, Renesas Electronics Corp.
C. Mazure, Soitec Group

R-2: Will Emerging Non-Volatile Memories Finally Emerge? [Shunju II]

Moderators: G. Jurczak, IMEC
T. Ohsawa, Tohoku Univ.

SESSION 5A - Process Technology [Shunju I]

Wednesday, June 15, 8:30

Chairpersons: S. Hayashi, Panasonic Corp.
A. Antonelli, Novellus Systems, Inc.

5A-1 - 8:30

Phase Transformation Kinetics of HfO₂ Polymorphs in Ultra-Thin Region, Y. Nakajima, K. Kita, T. Nishimura, K. Nagashio and A. Toriumi, The University of Tokyo, Japan

5A-2 - 8:55

Novel Tellurium Co-Implantation and Segregation for Effective Source/Drain Contact Resistance Reduction and Gate Work Function Modulation in n-FinFETs, S.-M. Koh*, Y. Ding*, C. Guo*, K.-C. Leong**, G.S. Samudra* and Y.-C. Yeo*, *National University of Singapore and **GLOBALFOUNDRIES Singapore Pte Ltd, Singapore

5A-3 - 9:20

Exact Control of Junction Position and Schottky Barrier Height in Dopant-Segregated Epitaxial NiSi₂ for High Performance Metal Source/Drain MOSFETs, W. Mizubayashi, S. Migita, Y. Morita and H. Ota, MIRAI-NIRC, National Institute of Advanced Industrial Science and Technology, Japan

5A-4 - 9:45

An Efficient Manufacturing Technique Based on Process Compact Model to Reduce Characteristic Variation Beyond Process Limit for 40 nm Node Mass Production, K. Kakehi*, H. Aikawa*, T. Tadokoro**, H. Eguchi*, T. Hirayu*, H. Yoshimura*, T. Asami* and K. Ishimaru*, *Semiconductor Company, Toshiba Corporation and **Toshiba I.S. Corporation, Japan

SESSION 5B - PCRAM [Shunju II]

Wednesday, June 15, 8:30

Chairpersons: H. Miyake, Elpida Memory Inc.
J. Zahurak, Micron Technology, Inc.

5B-1 - 8:30

Endurance and Scaling Trends of Novel Access-Devices for Multi-Layer Crosspoint-Memory Based on Mixed-Ionic-Electronic-Conduction (MIEC) Materials, R.S. Shenoy*, K. Gopalakrishnan*, B. Jackson*, K. Virwani*, G.W. Burr*, C.T. Rettner*, A. Padilla*, D.S. Bethune*, R.M. Shelby*, A.J. Kellock*, M. Breitwisch**, E.A. Joseph**, R. Dasaka**, R.S. King*, K. Nguyen*, A.N. Bowers*, M. Jurich*, A.M. Friz*, T. Topuria*, P.M. Rice* and B.N. Kurdi*, *IBM Almaden Research Center and **IBM T. J. Watson Research Center, USA

5B-2 - 8:55

Phase-Change Memory Driven by Poly-Si MOS Transistor with Low Cost and High-Programming Gigabyte-Per-Second Throughput, Y. Sasago, M. Kinoshita, H. Minemura, Y. Anzai, M. Tai, K. Kurotsuchi, S. Morita, T. Takahashi, T. Takahama, T. Morimoto, T. Mine, A. Shima and T. Kobayashi, Hitachi, Ltd., Japan

5B-3 - 9:20

A Method to Maintain Phase-Change Memory Pre-Coding Data Retention after High Temperature Solder Bonding Process in Embedded Systems, H.L. Lung*, M. Breitwisch**, J.Y. Wu*, P.-Y. Du*, Y. Zhu**, M.H. Lee*, Y.H. Shih*, E.K. Lai*, R. Dasaka**, T.Y. Wang*, C.F. Chen*, R. Cheek**, A. Schrott**, E. Joseph**, H.Y. Cheng*, S. Raoux** and C. Lam**, *Macronix International Co., Ltd. and **IBM T. J. Watson Research Center, USA

5B-4 - 9:45

A 1.4µA Reset Current Phase Change Memory Cell with Integrated Carbon Nanotube Electrodes for Cross-Point Memory Application, J. Liang, R.G.D. Jeyasingh, H.-Y. Chen and H.-S. P. Wong, Stanford University, USA

86

70

88

72

74

90

76

80

94

81

81

96

98

100

84

SESSION 6A - Focus Session - Design Enablement I [Shunju I]

Wednesday, June 15, 10:30

Chairpersons: K. Miyashita, Toshiba Corp.
G. Yeap, Qualcomm Inc.

6A-1 - 10:30 (Invited)

Design of Embedded Memory and Logic Based On Pattern Constructs, D. Morris*, K. Vaidyanathan*, N. Lafferty**, K. Lai**, L. Liebmann** and L. Pileggi*, *Carnegie Mellon University and **IBM, USA

104

6A-2 - 10:55 (Invited)

Circuit Techniques to Improve Disturb and Write Margin Degraded by MOSFET Variability in High-Density SRAM Cells, T. Yabe, A. Kawasaki, O. Hirabayashi, K. Kushida, A. Suzuki, Y. Takeyama, F. Tachibana, Y. Fujimura, Y. Niki, M. Shizuno and S. Sasaki, Toshiba Corporation, Japan

106

6A-3 - 11:20 (Invited)

Design Enablement for Yield and Area Optimization at 20 nm and Below, A. Brotman, L. Capodici, B. Liu, M. Rashed, J. Kye, S. Kangeri, and S. Venkatesan, GLOBALFOUNDRIES, USA

108

6A-4 - 11:45 (Invited)

Design Challenges of Low-Power and High-Speed Memory Interface in Advanced CMOS Technology, Y. Frans, R. Schmitt, N. Nguyen, S. Bhardwaj and G. Bronner, Rambus Inc., USA

110

6A-5 - 12:10 (Invited)

Design Technology Co-Optimization in Technology Definition for 22nm and Beyond, G. Northrop, IBM, USA

112

SESSION 6B - Novel Devices [Shunju II]

Wednesday, June 15, 10:30

Chairpersons: B. H. Lee, Gwangju Institute of Science and Technology
A. Seabaugh, Notre Dame Univ.

6B-1 - 10:30

High Performance Graphene FETs with Self-Aligned Buried Gates Fabricated on Scalable Patterned Ni-Catalyzed Graphene, Y. Wang, B.-C. Huang, M. Zhang, C. Miao, Y.-H. Xie and J.C.S. Woo, UCLA, USA

116

6B-2 - 10:55

Non-Volatile Graphene Channel Memory (NVGM) for Flexible Electronics and 3D Multi-Stack Ultra-High-Density Data Storages, S.M. Kim*, S. Seo**, E.B. Song*, D.H. Seo**, H. Seok** and K.L. Wang*, *University of California, Los Angeles, USA, **Samsung Electronics Co. Ltd., Korea

118

6B-3 - 11:20

A Novel BEOL Transistor (BETr) with InGaZnO Embedded in Cu-Interconnects for On-Chip High Voltage I/Os in Standard CMOS LSIs, K. Kaneko, N. Inoue, S. Saito, N. Furutake and Y. Hayashi, Renesas Electronics Corporation, Japan

120

6B-4 - 11:45

Impact of Oxidation Induced Atomic Disorder in Narrow Si Nanowires on Transistor Performance, H. Minari****, T. Zushi**, T. Watanabe****, Y. Kamakura****, S. Uno**** and N. Mori****, *Osaka University, **Waseda University, ***Nagoya University and ****Japan Science and Technology Agency, Japan

122

6B-5 - 12:10

Comparison of Performance, Switching Energy and Process Variations for the TFET and MOSFET in Logic, U.E. Avci, R. Rios, K. Kuhn and I.A. Young, Intel Corporation, USA

124

SESSION 7 - Highlights [Shunju I, II]

Wednesday, June 15, 13:55

Chairpersons: S. Takagi, The Univ. of Tokyo
R. Jammy, Sematech

7-1 - 13:55

ETSOI CMOS for System-on-Chip Applications Featuring 22nm Gate Length, Sub-100nm Gate Pitch, and 0.08 μ m² SRAM Cell, K. Cheng*, A. Khakifirooz*, P. Kulkarni*, S. Ponoth*, B. Haran*, A. Kumar****, T. Adam*, A. Reznicek*, N. Loubet**, H. He*, J. Kuss*, M. Wang*, T.M. Levin*, F. Monsieur**, Q. Liu**, R. Sreenivasan*, J. Cai****, A. Kimball*, S. Mehta*, S. Luning**, Y. Zhu****, Z. Zhu****, T. Yamamoto****, A. Bryant****, C.-H. Lin****, S. Naczas*, H. Jagannathan*, L.F. Edge*, S. Allegret-Maret**, A. Dube****, S. Kanakasabapathy*, S. Schmitz*, A. Inada****, S. Seo*, M. Raymond****, Z. Zhang****, A. Yagishita****, J. Demarest*, J. Li*, M. Hopstaken****, N. Berliner*, A. Upham*, R. Johnson*, S. Holmes*, T. Standaert*, M. Smalley*, N. Zamdmer****, Z. Ren****, T. Wu*, H. Bu*, V. Paruchuri*, D. Sadana****, V. Narayanan****, W. Haensch****, J. O'Neill*, T. Hook*, M. Khare* and B. Doris*, *IBM, **STMicroelectronics, ***GLOBALFOUNDRIES, ****Renesas, *****Toshiba Albany Nanotech, *****IBM T. J. Watson Research Center and *****IBM SRDC, USA

128

7-2 - 14:20

Comprehensive SRAM Design Methodology for RTN Reliability, K. Takeuchi, T. Nagumo and T. Hase, Renesas Electronics Corporation, Japan

130

7-3 - 14:45

Unified Understanding of V_{th} and I_d Variability in Tri-Gate Nanowire MOSFETs, M. Saitoh*, K. Ota*, C. Tanaka*, Y. Nakabayashi*, K. Uchida** and T. Numata*, *Toshiba Corp. and **Tokyo Institute of Technology, Japan

132

7-4 - 15:10

1mA/ μ m- I_{ON} Strained SiGe_{45%}-IFQW pFETs with Raised and Embedded S/D, J. Mitard*, L. Witters*, G. Hellings****, R. Krom***, J. Franco***, G. Eneman****, A. Hikavy*, B. Vincent*, R. Loo*, P. Favia*, H. Dekkers*, E. Altamirano Sanchez*, A. Vanderheyden*, D. Vanhaeren*, P. Eyben*, S. Takeoka****, S. Yamaguchi****, M.J.H. Van Dal****, W.-E. Wang****, S.-H. Hong****, W. Vandervorst**, K. De Meyer**, S. Biesemans*, P. Absil*, N. Horiguchi* and T. Hoffmann*, *IMEC, **KULeuven, ***FWO, ****IWT, *****assignee at imec, *****from Panasonic and *****Sony, Belgium

134

SESSION 8A - 3D Integration [Shunju I]

Wednesday, June 15, 16:10

Chairpersons: S. Choi, Samsung Electronics Co., Ltd.
C.-P. Chang, Applied Materials, Inc.

8A-1 - 16:10

TSV Process Optimization for Reduced Device Impact on 28nm CMOS, C.L. Yu, C.H. Chang, H.Y. Wang, J.H. Chang, L.H. Huang, C.W. Kuo, S.P. Tai, S.Y. Hou, W.L. Lin, E.B. Liao, K.F. Yang, T.J. Wu, W.C. Chiou, C.H. Tung, S.P. Jeng and C.H. Yu, tsmc, Taiwan

138

8A-2 - 16:35

Yield and Reliability of 3DIC Technology for Advanced 28nm Node and Beyond, K.F. Yang, T.J. Wu, W.C. Chiou, M.F. Chen, Y.C. Lin, F.W. Tsai, C.C. Hsieh, C.H. Chang, W.J. Wu, Y.H. Chen, T.Y. Chen, H.R. Wang, I.C. Lin, S.B. Jan, R.D. Wang, Y.J. Lu, Y.C. Shih, H.A. Teng, C.S. Tsai, M.N. Chang, K. Chen, S.Y. Hou, S.P. Jeng and C.H. Yu, Taiwan Semiconductor Manufacturing Company, Ltd., Taiwan

140

8A-3 - 17:00

Novel GAA Raised Source / Drain Sub-10-nm Poly-Si NW Channel TFTs with Self-Aligned Corked Gate Structure for 3-D IC Applications, Y.-H. Lu, P.-Y. Kuo, Y.-H. Wu, Y.-H. Chen and T.-S. Chao, National Chiao Tung University, Taiwan

142

8A-4 - 17:25

Hot Spot Cooling Evaluation Using Closed-Channel Cooling System (C³S) for MPU 3DI Application, Y.S. Kim*, H. Kitada*, R. Ohigashi**, M. Ichiyangi*, J. Nakatsuka*, I. Kinefuchi*, Y. Matsumoto* and T. Ohba*, *The University of Tokyo and **Dai Nippon Printing Co. Ltd., Japan

144

SESSION 8B - Reliability and Stability [Shunju II]

Wednesday, June 15, 16:10

Chairpersons: Y. Nakao, ROHM Co., Ltd.
R. Klein, AMD

8B-1 - 16:10

Understanding Short-Term BTI Behavior through Comprehensive Observation of Gate-Voltage Dependence of RTN in Highly Scaled High- κ / Metal-Gate pFETs, H. Miki*, M. Yamaoka*, N. Tega*, Z. Ren**, M. Kobayashi**, C.P. D'Emic**, Y. Zhu**, D.J. Frank**, M.A. Guillorn**, D.-G. Park**, W. Haensch** and K. Torii***, *Hitachi America, Ltd., **T.J. Watson Research Center, IBM Corp., USA and ***Hitachi Ltd., Japan

148

8B-2 - 16:35

Suppression of V_T Variability Degradation Induced by NBTI with RDF Control, T. Tsunomura*, J. Nishimura**, A. Kumar**, A. Nishida*, S. Inaba*, K. Takeuchi*, T. Hiramoto*** and T. Mogami*, *MIRAI-Selete and **The University of Tokyo, Japan

150

8B-3 - 17:00

From Mean Values to Distributions of BTI Lifetime of Deeply Scaled FETs through Atomistic Understanding of the Degradation, M. Toledano-Luque***, B. Kaczer*, J. Franco***, Ph.J. Roussel*, T. Grasser****, T.Y. Hoffmann* and G. Groeseneken****, *imec, Belgium, **UCMadrid, Spain, ***KULeuven, Belgium and ****TUWien, Austria

152

8B-4 - 17:25

Investigation of the Self-Heating Effect on Hot-Carrier Characteristics for Packaged High Voltage Devices, H.J. Huang, Y.-H. Huang, C.C. Liu, J.R. Shih, Y.-H. Lee, R. Ranjan, L. Leu, D.J. Wu and K. Wu, Taiwan Semiconductor Manufacturing Company, Taiwan

154

SESSION 9A - Ultra Thin Body FDSOI [Shunju I]

Thursday, June 16, 8:30

Chairpersons: T. Iwamatsu, Renesas Electronics Corp.
T.-J. K. Liu, Univ. of California, Berkeley

9A-1 - 8:30

Demonstration of Low Temperature 3D Sequential FDSOI Integration Down to 50 nm Gate Length, P. Batude*, M. Vinet*, C. Xu**, B. Previtali*, C. Tabone*, C. Le Royer*, L. Sanchez*, L. Baud*, L. Brunet*, A. Toffoli*, F. Allain*, D. Lafond*, F. Aussenac*, O. Thomas*, T. Poiroux* and O. Faynot*, *CEA, LETI, MINATEC and **IMEP-LAHC, Grenoble INP - Minatec, France

158

9A-2 - 8:55

Impact of Back Bias on Ultra-Thin Body and BOX (UTBB) Devices, Q. Liu*, F. Monsieur*, A. Kumar**, T. Yamamoto***, A. Yagishita****, P. Kulkarni**, S. Pontho**, N. Loubet*, K. Cheng**, A. Khakifirooz**, B. Haran**, M. Vinet****, J. Cai****, J. Kuss**, B. Linder****, L. Grenouillet****, S. Mehta**, P. Khare*, N. Berliner**, T. Levin**, S. Kanakasabapathy**, A. Upham**, R. Sreenivasan**, Y. Le Tiec****, N. Posseme****, J. Li**, J. Demarest**, M. Smalley**, E. Leobandung**, S. Monfray****, F. Boeuf****, T. Skotnicki****, K. Ishimaru****, M. Takayanagi****, W. Kleemeier*, H. Bu**, S. Luning****, T. Hook**, M. Khare**, G. Shahidi****, B. Doris** and R. Sampson*, *STMicroelectronics, **IBM, ***Renesas, ****Toshiba, *****CEA-LETI, *****GLOBALFOUNDRIES, *****IBM T.J. Watson Research Center, USA and *****STMicroelectronics, France

160

9A-3 - 9:20

Stress-Induced Performance Enhancement in Si Ultra-Thin Body FD-SOI MOSFETs: Impacts of Scaling, N. Xu*, F. Andrieu*, J. Jeon*, X. Sun*, O. Weber**, T. Poiroux**, B.-Y. Nguyen**, O. Faynot** and T.-J. K. Liu*, *University of California, Berkeley, USA, **CEA-LETI, Minatec, France and ***Soitec, USA

162

9A-4 - 9:45

Ultra-Thin Buried Nitride Integration for Multi- V_T Low-Variability and Power Management in Planar FDSOI CMOSFETs, P. Nguyen**, F. Andrieu*, X. Garros*, J. Wdziez*, G. Molas*, R. Tisseur*, O. Weber*, A. Toffoli*, F. Allain*, D. Lafond*, H. Dansas*, C. Tabone*, L. Brévard*, J. Dechamp*, E. Guiot** and O. Faynot*, *CEA-LETI and **SOITEC, France

164

SESSION 9B - DRAM and CMOS Sensor [Shunju II]

Thursday, June 16, 8:30

Chairpersons: H. Miyake, Elpida Memory Inc.
C. Mazure, Soitec Group

9B-1 - 8:30

Towards 1X DRAM: Improved Leakage 0.4 nm EOT STO-Based MIMcap and Explanation of Leakage Reduction Mechanism Showing Further Potential, M.A. Pawlak*, B. Kaczer*, W.-C. Wang**, M.-S. Kim*, M. Popovici*, J. Swerts*, K. Tomida*, K. Opsomer*, M. Schaeckers*, C. Vrancken*, B. Govoreanu*, A. Belmonte*, C. Demeurisse*, I. Debusschere*, L. Altimime*, V.V. Afanas'ev** and J.A. Kittl*, *imec and **K.U. Leuven, Belgium

168

9B-2 - 8:55

Ultra-Low Leakage Junction Engineering of Cell Transistor by Raised Source/Drain for Logic-Compatible 28-nm Embedded DRAM, K. Uejima and T. Hase, Renesas Electronics Corporation, Japan

170

9B-3 - 9:20

Offset Buried Metal Gate Vertical Floating Body Memory Technology with Excellent Retention Time for DRAM Application, S.-M. Hwang*, S. Banna**, C. Tang**, S. Bhardwaj**, M. Gupta**, T. Thurgate**, D. Kim**, J. Kwon**, J.-S. Kim*, S.-H. Lee*, J.-Y. Lee*, S.-J. Chung*, J.-W. Park*, S.-W. Chung*, S.-H. Cho*, J.-S. Roh*, J.-H. Lee*, M. Van Buskirk** and S.-J. Hong*, *Hynix Semiconductor Inc., Korea and **Innovative Silicon Inc., USA

172

9B-4 - 9:45

Electronic Global Shutter CMOS Image Sensor Using Oxide Semiconductor FET with Extremely Low Off-State Current, T. Aoki, M. Ikeda, M. Kozuma, H. Tamura, Y. Kurokawa, T. Ikeda, Y. Endo, T. Maruyama, N. Matsumoto, Y. Ieda, A. Isobe, J. Koyama and S. Yamazaki, Semiconductor Energy Laboratory Co., Ltd., Japan

174

SESSION 10A - Focus Session - 3D Integration [Shunju I]

Thursday, June 16, 10:30

Chairpersons: T. Tanaka, Tohoku Univ.
T. Ernst, CEA-LETI, MINATEC**10A-1 - 10:30 (Invited)****3D Approaches for Non-volatile Memory**, J. Choi and K. S. Seol, Samsung Electronics Co., Ltd., Korea**10A-2 - 10:55 (Invited)****From 3D-SOC to 3D Heterogeneous Systems: Technology and Applications**, P. Ancy, STMicroelectronics, France**10A-3 - 11:20 (Invited)****Design Methods and Tools for 3D Integration**, G. De Micheli, V. Pavlidis, D. Atienza and Y. Leblebici, EPFL, Switzerland**10A-4 - 11:45 (Invited)****3D LSI Technology and Reliability Issues**, T. Tanaka, J. Bea, M. Murugesan, K. Lee, T. Fukushima and M. Koyanagi, Tohoku University, Japan**10A-5 - 12:10 (Invited)****3D Integration from the Viewpoint of High-End Server System Design**, J. L. Burns, IBM T.J. Watson Research Center, USA**SESSION 10B - Characterization and Variability [Shunju II]**

Thursday, June 16, 10:30

Chairpersons: S. Yamakawa, Sony Corp.
S. Yu, Texas Instruments, Inc.**10B-1 - 10:30****Optical Charge-Pumping: A Universal Trap Characterization Technique for Nanoscale Floating Body Devices**, S. Kim, S.-J. Choi, D.-I. Moon and Y.-K. Choi, KAIST, Korea**10B-2 - 10:55****Proposal of a Model for Increased NFET Random Fluctuations**, K. Takeuchi*, A. Nishida*, S. Kamohara*, T. Hiramoto** and T. Mogami*, *MIRAI-Selete and **The University of Tokyo, Japan**10B-3 - 11:20****A Novel and Direct Experimental Observation of the Discrete Dopant Effect in Ultra-Scaled CMOS Devices**, E.R. Hsieh*, S.S. Chung*, C.H. Tsai**, R.M. Huang**, C.T. Tsai** and C.W. Liang**, *National Chiao Tung University and **United Microelectronics Corporation, Taiwan**10B-4 - 11:45****Comprehensive Study of Systematic and Random Variation in Gate-Induced Drain Leakage for LSTP Applications**, S. Shimizu, H. Aikawa, S. Okamoto, K. Kakehi, K. Ohsawa, H. Yoshimura, T. Asami and K. Ishimaru, Toshiba Corporation Semiconductor Company, Japan**Luncheon Talk [Suzaku II]**

Thursday, June 16, 12:45-14:05

Organizer: K. Kobayashi, Kyoto Institute of Technology

Recent Studies about Computer Aided Origami Design, J.

Mitani, Univ. of Tsukuba

SESSION 11A - RTN [Shunju I]

Thursday, June 16, 14:20

Chairpersons: R. Yamada, Hitachi Ltd.
R. Jammy, Sematech**11A-1 - 14:20****Comprehensive Understanding of Random Telegraph Noise with Physics Based Simulation**, Y. Higashi, N. Momo, H.S. Momose, T. Ohguro and K. Matsuzawa, Toshiba Corporation, Japan**11A-2 - 14:45****Direct Real-Time Observation of Channel Potential Fluctuation Correlated to Random Telegraph Noise of Drain Current Using Nanowire MOSFETs with Four-Probe Terminals**, K. Ohmori****, W. Feng****, S. Sato****, R. Hettiarachchi****, M. Sato****, T. Matsuki****, K. Kakushima****, H. Iwai**** and K. Yamada****, *University of Tsukuba, **Waseda University, ***JST-CREST and ****Tokyo Institute of Technology, Japan**11A-3 - 15:10****Impact of Random Telegraph Signaling Noise on SRAM Stability**, S.O. Toh, T.-J.K. Liu and B. Nikolić, University of California, Berkeley, USA**11A-4 - 15:35****A New Approach of NAND Flash Cell Trap Analysis Using RTN Characteristics**, D. Kang*, S. Lee*, H.-M. Park*, D.-j. Lee*, J. Kim*, J. Seo*, C. Lee*, C. Song*, C.-S. Lee*, H. Shin**, J. Song*, H. Lee*, J.-H. Choi* and Y.-H. Jun*, *Samsung Electronics Co. and **Seoul National Univ., Korea**Session 11B - MRAM and NAND [Shunju II]**

Thursday, June 16, 14:20

Chairpersons: N. Kasai, Tohoku Univ.
J. Lutze, Sandisk Corp.**11B-1 - 14:20****Integration of 28nm MJT for 8~16Gb Level MRAM with Full Investigation of Thermal Stability**, Y. Kim, S.C. Oh, W.C. Lim, J.H. Kim, W.J. Kim, J.H. Jeong, H.J. Shin, K.W. Kim, K.S. Kim, J.H. Park, S.H. Park, H. Kwon, K.H. Ah, J.E. Lee, S.O. Park, S. Choi, H.K. Kang and C. Chung, Samsung Electronics Co., Ltd., Korea**11B-2 - 14:45****Strain-Engineering for High-Performance STT-MRAM**, Y. Iba, K. Tsunoda, Y.M. Lee, C. Yoshida, H. Noshiro, A. Takahashi, Y. Yamazaki, M. Nakabayashi, A. Hatada, M. Aoki and T. Sugii, Low-power Electronics Association & Project, Japan**11B-3 - 15:10****CoFeB/MgO Based Perpendicular Magnetic Tunnel Junctions with Stepped Structure for Symmetrizing Different Retention Times of "0" and "1" Information**, K. Miura***, S. Ikeda*, M. Yamanouchi*, H. Yamamoto**, K. Mizunuma*, H.D. Gan*, J. Hayakawa**, R. Koizumi*, F. Matsukura* and H. Ohno*, *Tohoku University and **Hitachi, Ltd., Japan**11B-4 - 15:35****Highly Reliable 26nm 64Gb MLC E2NAND (Embedded-ECC & Enhanced-Efficiency) Flash Memory with MSP (Memory Signal Processing) Controller**, H. Shim, S.-S. Lee, B. Kim, N. Lee, D. Kim, H. Kim, B. Ahn, Y. Hwang, H. Lee, J. Kim, Y. Lee, H. Lee, J. Lee, S. Chang, J. Yang, S. Park, S. Aritome, S. Lee, K.-O. Ahn, G. Bae and Y. Yang, Hynix Semiconductor Inc., Korea

178

B#5

182

184

186

190

192

194

196

200

202

204

206

210

212

214

216

Session 12 - Design Enablement II [Shunju I]

Thursday, June 16, 16:15

Chairpersons: H. Morimura, NTT Microsystem Integration
Laboratories
J. Cheek, Freescale

12-1 - 16:15

Non-Gaussian Distribution of SRAM Read Current and Design Impact to Low Power Memory Using Voltage Acceleration Method, J. Wang, P. Liu, Y. Gao, P. Deshmukh, S. Yang, Y. Chen, W. Sy, L. Ge, E. Terzioglu, M. Abu-Rahma, M. Garg, S.S. Yoon, M. Han, M. Sani and G. Yeap, Qualcomm Inc, USA

220

12-2 - 16:40

Variability and Technology Aware SRAM Product Yield Maximization, P. Zuber, M. Miranda, M. Bardon, S. Cosemans, P. Roussel, P. Dobrovolny, T. Chiarella, N. Horiguchi, A. Mercha, T.Y. Hoffmann, D. Verkest and S. Biesemans, imec, Belgium

222

12-3 - 17:05

An Ultra Low-Noise MOSFET Device with Improved SNR for DCO-Type Applications, P. Srinivasan, A. Tsao, N. Nayak and A. Marshall, Texas Instruments, USA

224

12-4 - 17:30

Bridging Design and Manufacture of Analog/Mixed-Signal Circuits in Advanced CMOS, J. Feng*, A.L.S. Loke**, T.T. Wee**, C.O. Lackey**, L.A. Okada*, C.T. Schwan***, T. Mantei***, J.H. Morgan***, M.M. Herden***, J.G. Cooper**, Z.-Y. Wu*, J.-S. Goo*, X. Li*, A.B. Icel*, L.A. Bair**, D.M. Fischette**, B.A. Doyle**, E.S. Fang**, B.M. Leary** and S. Krishnan*, *GLOBALFOUNDRIES, **AMD, Inc., USA and ***GLOBALFOUNDRIES, Germany

226