

# **2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC 2011)**

**San Diego, California, USA  
5-9 June 2011**

**Pages 1-568**



**IEEE Catalog Number: CFP11DAC-PRT  
ISBN: 978-1-4503-0636-2**

# 2011 Table of Contents

<b>General Chair's Message</b>	i
<b>Proceedings of the 48th Automation Conference®</b>	ii
<b>Committees</b>	
Executive Committee	iii
Technical Program Committee	v
Research Committee Members	v
Embedded Systems and Software Committee Members	vii
WACI Committee Members	vii
Panel Committees	viii
Tutorial Committee	ix
Exhibitor Liaison Committee	ix
Exhibitor Forum Committee	x
Strategy Committee	x
User Track Committee	xii
PR/Marketing Committee	xiii
Student Design Contest Judges	xiii
<b>Monday Keynote Address</b>	xv
<b>Tuesday Keynote Address</b>	xvi
<b>Wednesday Keynote Address</b>	xvii
<b>Thursday Keynote Address</b>	xviii
<b>Awards</b>	
Marie R. Pistilli Women in EDA Achievement Award	xix
The P. O. Pistilli Undergraduate Scholarships for Advancement in Computer Science and Electrical Engineering	xix
A. Richard Newton Graduate Scholarships/ACM/IEEE A. Richard Newton Technical Impact Award in Electronic Design Automation	xix
2010 Phil Kaufman Award for Distinguished Contributions to EDA	xx
IEEE CEDA Outstanding Service Contribution	xx
ACM Transactions on Design Automation of Electronic Systems 2011 Best Paper Award	xx
Donald O. Pederson Best Paper Award for the IEEE Transaction on CAD	xx
SIGDA Outstanding New Faculty Award	xx
SIGDA Outstanding PhD Dissertation Award	xx
48th DAC Best Paper Candidates	xxi
48th DAC User Track Best Paper Candidates	xxii
2011 DAC/ISSCC Student Design Contest Winners	xxiii
<b>Reviewers</b>	xxiv
<b>Author Index</b>	

## 2011 Papers

### Session 2: Design Methods and Trends for Automotive Architectures

Chair: Marco di Natale (*Scuola Superiore Sant'Anna*), Jörg Henkel (*Karlsruher Institut für Technologie*)

Organizer: Jürgen Teich (*Friedrich-Alexander-Universität Erlangen-Nürnberg*), Samarjit Chakraborty (*Technische Univ. München*)

**Application and Realization of Gateways Between Conventional Automotive and IP/Ethernet-Based Networks** 1

Josef Nöbauer, Helge Zinner, Thomas Gallner (*Continental Automotive GmbH*), Jochen Seitz (*Technische Universität Ilmenau*), Thomas Waas (*Hochschule Regensburg*)

**Challenges in a Future IP/Ethernet-based In-Car Network for Real-Time Applications** 7

Daniel Herrscher, Hyung-Taek Lim (*BMW Group Research and Technology*), Lars Völker (*BMW Group*)

**Rigorous Model-Based Design and Verification Flow for In-Vehicle Software** 13

S. Ramesh, Ambar Gadkari (*India Science Lab., General Motors Global R&D*)

**Session 3: Performance and Reliability of Flash Memory Systems**

Chair: Chang-Gun Lee (*Seoul National Univ.*)

**MNFTL: An Efficient Flash Translation Layer for MLC NAND Flash Memory Storage Systems** 17

Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao (*The Hong Kong Polytechnic Univ.*), Yong Guan (*Capital Normal Univ.*)

**Plugging Versus Logging: A New Approach to Write Buffer Management for Solid-State Disks** 23

Li-Pin Chang, You-Chiuan Su (*National Chiao Tung Univ.*)

**A Version-Based Strategy for Reliability Enhancement of Flash File Systems** 29

Pei-Han Hsu (*National Taiwan Univ.*), Yuan-Hao Chang (*National Taipei Univ. of Technology*), Po-Chun Huang, Tei-Wei Kuo (*National Taiwan Univ.*), David Hung-Chang Du (*Univ. of Minnesota*)

**Understanding the Impact of Power Loss on Flash Memory** 35

Hung-Wei Tseng, Laura Grupp, Steven Swanson (*Univ. of California at San Diego*)

**Session 4: System-Level Power Management**

Chair: Daniel Gajski (*Univ. of California, Irvine*)

**Deriving a Near-Optimal Power Management Policy Using Model-Free Reinforcement Learning and Bayesian Classification** 41

Yanzhi Wang, Qing Xie (*Univ. of Southern California*), Ahmed Ammari (*INSAT*), Massoud Pedram (*Univ. of Southern California*)

**Power Depot: Integrating IP-Based Power Modeling with ESL Power Analysis for Multicore SOC Designs** 47

Chen-Wei Hsu, Jia-Lu Liao (*National Tsing Hua Univ.*), Shan-Chien Fang (*TinnoTek Inc.*), Chia-Chien Weng, Shi-Yu Huang (*National Tsing Hua Univ.*), Wen-Tsan Hsieh, Jen-Chieh Yeh (*Industrial Technology Research Institute*)

**Dynamic Voltage Scaling of OLED Displays** 53

Donghwa Shin, Younghyun Kim, Naehyuck Chang (*Seoul National Univ.*), Massoud Pedram (*Univ. of Southern California*)

**Power Management of Hybrid DRAM/PRAM-Based Main Memory** 59

Hyun Sun Park, Sungjoo Yoo, Sunggu Lee (*Pohang Univ. of Science and Technology*)

**Session 5: Design for Manufacturability**

Chair: Charles Chiang (*Synopsys, Inc.*)

**To DFM or Not to DFM?** 65

Wing Chiu Tam, Shawn Blanton (*Carnegie Mellon Univ.*)

**Self-Aligned Double-Patterning Decomposition for Overlay Minimization and Hot Spot Detection** 71

Hongbo Zhang, Yuelin Du, Martin D. F. Wong (*Univ. of Illinois at Urbana-Champaign*), Rasit Topaloglu (*GLOBALFOUNDRIES, Inc.*)

**Statistical Characterization of Standard Cells Using Design of Experiments with Response Surface Modeling** 77

Miguel Miranda, Philippe Roussel, Lucas Brusamarello (*IMEC*), Gilson Wirth (*Univ. Federal do Rio Grande do Sul*)

**Physical Synthesis onto a Layout Fabric with Regular Diffusion and Polysilicon Geometries** 83

Nikolai Ryzhenko, Steven Burns (*Intel Corp.*)

**Session 6: Thermal Management and Modeling for Integrated Circuits**

Chair: Ayse Coskun (*Boston Univ.*)

**Dimetrodon: Processor-Level Preventive Thermal Management via Idle Cycle Injection** 89

Peter Bailis (*Harvard Univ.*), Vijay Janapa Reddi (*Advanced Micro Devices, Inc.*), Sanjay Gandhi, David Brooks, Margo Seltzer (*Harvard Univ.*)

**Dynamic Thermal Management for Multimedia Applications Using Machine Learning** 95

Yang Ge, Qinru Qiu (*SUNY Binghamton*)

**Improved Post-Silicon Power Modeling Using AC Lock-In Techniques** 101

Abdullah Nowroz (*Brown Univ.*), Gary Woods (*Rice Univ.*), Sherief Reda (*Brown Univ.*)

**Thermal Signature: A Simple Yet Accurate Thermal Index for Floorplan Optimization** 108

Jaeha Kung, Inhak Han (*KAIST*), Sachin Sapatnekar (*Univ. of Minnesota*), Youngsoo Shin (*KAIST*)

## Session 8: Design and Synthesis of Biological Circuits

Chair: Douglas Densmore (*Boston Univ.*), Mark Horowitz (*Stanford Univ.*)

Organizer: Smita Krishnaswamy (*Columbia Univ.*), Xiling Shen (*Cornell Univ.*)

**Gene and Cellular Circuit Design** 114

Chris Voigt (*Univ. of California, San Francisco*)

**A Verifying Compiler for DNA Chemical Reaction Networks** B#5

Erik Winfree, Seung Woo Shin (*California Institute of Technology*)

## Session 9: Sweet Streams, Embedded in Multicores

Chair: Luca Carloni (*Columbia Univ.*)

**Modeling Adaptive Streaming Applications with Parameterized Polyhedral Process Networks** 116

Jiali Teddy Zhai, Hristo Nikolov, Todor Stefanov (*Leiden Univ.*)

**Compilation of Stream Programs onto Scratchpad Memory-Based Embedded Multicore Processors Through Retiming** 122

Weijia Che, Karam Chatha (*Arizona State Univ.*)

**CuMAPz: A Tool to Analyze Memory Access Patterns in CUDA** 128

Yooseong Kim, Aviral Shrivastava (*Arizona State Univ.*)

**SEAL: Soft Error-Aware, Low-Power Scheduling by Monte Carlo State Space Under the Influence of Stochastic Spatial and Temporal Dependencies** 134

Nabeel Iqbal, Muhammad Adnan Siddique, Jörg Henkel (*Karlsruher Institut*)

## Session 10: Late Flow Optimization and Rectification

Chair: Andreas Kuehlmann (*Coverity, Inc.*)

- Simultaneous Functional and Timing ECO** 140  
Hua-Yu Chang (*National Taiwan Univ.*), Iris Hui-Ru Jiang (*National Chiao Tung Univ.*), Yao-Wen Chang (*National Taiwan Univ.*)
- Interpolation-Based Incremental ECO Synthesis for Multi-Error Logic Rectification** 146  
Kai-Fu Tang, Chi-An Wu, Po-Kai Huang, Chung-Yang (Ric) Huang (*National Taiwan Univ.*)
- Optimal Multi-Domain Clock Skew Scheduling** 152  
Li Li, Yinghai Lu, Hai Zhou (*Northwestern Univ.*)
- Resynthesis for Cost-Efficient, Circuit-Level Timing Speculation** 158  
Yuxi Liu, Feng Yuan, Qiang Xu (*The Chinese Univ. of Hong Kong*)

## Session 11: Routing Revived

Chair: Li Zhuo (*IBM Corp.*)

- An Exact Algorithm for the Construction of Rectilinear Steiner Minimum Trees Among Complex Obstacles** 164  
Tao Huang, Evangeline F. Y. Young (*The Chinese Univ. of Hong Kong*)
- Gridless Pin Access in Detailed Routing** 170  
Tim Nieberg (*Universität Bonn*)
- An Optimal Algorithm for Layer Assignment of Bus Escape Routing on PCBs** 176  
Qiang Ma (*Univ. of Illinois at Urbana-Champaign*), Evangeline F. Y. Young (*The Chinese Univ. of Hong Kong*), Martin D. F. Wong (*Univ. of Illinois at Urbana-Champaign*)
- A Distributed Algorithm for Layout Geometry Operations** 182  
Kai-Ti Hsu (*National Cheng Kung Univ.*), Subarna Sinha (*Synopsys, Inc.*), Yu-Chuan Pi (*National Cheng Kung Univ.*), Charles Chiang (*Synopsys, Inc.*), Tsung-Yi Ho (*National Cheng Kung Univ.*)

## Session 12: It's All in the Models...

Chair: Eric Keiter (*Sandia National Laboratories*)

- TSV Stress-Aware, Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC** 188

Moongon Jung (*Georgia Institute of Technology*), Joydeep Mitra, David Pan (*Univ. of Texas, Austin*), Sung Kyu Lim (*Georgia Institute of Technology*)

**Hybrid Modeling of Non-Stationary Process Variations** 194

Eva Dyer, Mehrdad Majzoobi, Farinaz Koushanfar (*Rice Univ.*)

**Efficient SRAM Failure Rate Prediction via Gibbs Sampling** 200

Changdao Dong, Xin Li (*Carnegie Mellon Univ.*)

**Direct Matrix Solution of Linear Complexity for Surface Integral Equation-Based Impedance Extraction of High Bandwidth Interconnects** 206

Wenwen Chai, Dan Jiao (*Purdue Univ.*)

**Session 14: Killer Apps for 3-D ICs?**

Chair: Lei He (*Univ. of California, Los Angeles*)

Organizer: Sung Kyu Lim (*Georgia Institute of Technology*)

**Design, CAD, and Technology Challenges for Future Processors: 3-D Perspectives** 212

Jeff Burns, Gary Carpenter, Eren Kursun, Ruchir Puri, James Warnock, Michael Scheuermann (*IBM Corp.*)

**3-D Heterogeneous System Integration: Application Driver for 3-D Technology Development** 213

Eric Beyne, Pol Marchal, Geert Van Der Plas (*IMEC*)

**3D Integration for Energy Efficient System Design** 214

Shekhar Borkar (*Intel Corp.*)

**Applications Driving 3-D Integration and Corresponding Manufacturing Challenges** 220

Rasit Topaloglu (*GLOBALFOUNDRIES, Inc.*)

**Session 15: Towards Embedded Systems We Can Trust: From Models to Gates**

Chair: Nachiketh Potlapally (*Intel Corp.*)

**Test-Case Generation for Embedded Simulink via Formal Concept Analysis** 224

Nannan He, Daniel Kroening (*Oxford Univ.*), Philipp Ruemmer (*Uppsala Univ.*)

**A First Step Towards Automatic Application of Power Analysis Countermeasures** 230

Ali Galip Bayrak (*Ecole Polytechnique Fédérale de Lausanne*), Francesco Regazzoni (*Univ. Catholique de Louvain*), Philip Brisk (*Univ. of California*,

*Riverside*), Francois-Xavier Standaert (*Univ. Catholique de Louvain*), Paolo Ienne (*Ecole Polytechnique Fédérale de Lausanne*)

**TPM-SIM: A Framework for Performance Evaluation of Trusted Platform Modules** 236

Jared Schmitz, Jason Loew, Jesse Elwell, Dmitry Ponomarev, Nael Abu-Ghazaleh (*SUNY Binghamton*)

**Differential Public, Physically Unclonable Functions: Architecture and Applications** 242

Miodrag Potkonjak, Saro Meguerdichian, Ani Nahapetian, Sheng Wei (*Univ. of California, Los Angeles*)

**Integrated Circuit Security Techniques Using Variable Supply Voltage** 248

Sheng Wei, Miodrag Potkonjak (*Univ. of California, Los Angeles*)

**Information Flow Isolation in I2C and USB** 254

Jason Oberg (*Univ. of California at San Diego*), Wei Hu (*Northwestern Polytechnical Univ.*), Ali Irturk (*Univ. of California at San Diego*), Mohit Tiwari, Timothy Sherwood (*Univ. of California, Santa Barbara*), Ryan Kastner (*Univ. of California at San Diego*)

**Session 16: Embedded Multiprocessor Software Synthesis**

Chair: Peter Marwedel (*Technische Univ. Dortmund*), Daniel Gajski (*Univ. of California, Irvine*)  
Organizer: Andreas Gerstlauer (*Univ. of Texas, Austin*), Christian Haubelt (*Friedrich-Alexander-Universität Erlangen-Nürnberg*)

**CIRUS: A Scalable Modular Architecture for Reusable Drivers** 260

Bratin Saha (*Intel Corp.*)

**Programming Challenges and Solutions for Multiprocessor SOCs: An Industrial Perspective** 262

Pierre Paulin (*STMicroelectronics*)

**Thermal-Aware System Analysis and Software Synthesis for Embedded Multiprocessors** 268

Lothar Thiele, Lars Schor, Hoeseok Yang, Iuliana Bacivarov (*Eidgenössische Technische Hochschule Zürich*)

**Temporal Isolation on Multiprocessing Architectures** 274

Dai Bui, Edward Lee, Isaac Liu (*Univ. of California, Berkeley*), Hiren Patel (*Univ. of Waterloo*), Jan Reineke (*Univ. of California, Berkeley*)

**Session 17: Wild and Crazy Ideas**



Chair: Valeria Bertacco (*Univ. of Michigan*)

**Physics-Based, Field-Theoretic Design Automation Tools for Social Networks and Web Search** 280

Vikram Jandhyala (*Univ. of Washington*)

**Can We Go Towards True 3-D Architectures?** 282

Pierre-Emmanuel Gaillardon, Haykel Ben-Jamaa, Paul-Henry Morel, Jean-Philippe Noël, Fabien Clermidy (*CEA-Leti*), Ian O'Connor (*École Centrale de Lyon*)

**Orchestrated Multi-Level Information Flow Analysis to Understand SOCs** 284

Görschwin Fey (*Univ. Bremen*)

**Dynamic Binary Translation to a Reconfigurable Target for On-the-Fly Acceleration** 286

Phillip Kinsman, Nicola Nicolici (*McMaster Univ.*)

**Device Aging-Based Physically Unclonable Functions** 288

Saro Meguerdichian (*Univ. of California, Los Angeles*), Miodrag Potkonjak (*Univ. of California, Los Angeles*)

**Significance-Driven Computation On Next-Generation Unreliable Platforms** 290

Georgios Karakonstantis (*Swiss Federal Institute of Technology*), Nikolaos Bellas, Christos Antonopoulos, Georgios Tziatzaoulis (*Univ. of Thessaly*), Vaibhav Gupta (*Purdue Univ.*), Kaushik Roy (*Purdue Univ.*)

**Session 18: Analog and Mixed-Signal Design in an Uncertain World**

Chair: Trent McConaghy (*Solido Design Automation, Inc.*)

**MUSTARD: A Coupled, Stochastic-Deterministic, Discrete-Continuous Technique for Predicting the Impact of Random Telegraph Noise on SRAMs and DRAMs** 292

Karthik Aadithya, Sriram Venugopalan (*Univ. of California, Berkeley*), Alper Demir (*Koç Univ.*), Jaijeet Roychowdhury (*Univ. of California, Berkeley*)

**Fast, Non-Monte-Carlo Transient Noise Analysis for High-Precision Analog/RF Circuits by Stochastic Orthogonal Polynomials** 298

Fang Gong (*Univ. of California, Los Angeles*), Hao Yu (*Nanyang Technological Univ.*), Lei He (*Univ. of California, Los Angeles*)

**Automatic Stability Checking for Large, Linear Analog Integrated Circuits** 304

Parijat Mukherjee (*Texas A&M Univ.*), G. Peter Fang, Rod Burt (*Texas Instruments, Inc.*), Peng Li (*Texas A&M Univ.*)

<b>Performance Bound Analysis of Analog Circuits Considering Process Variations</b>	310
<i>Zhigang Hao (Shanghai Jiao Tong Univ.), Sheldon X.-D. Tan, Ruijing Shen (Univ. of California, Riverside), Guoyong Shi (Shanghai Jiao Tong Univ.)</i>	
<b>Rethinking Memory Redundancy: Optimal Bit Cell Repair for Maximum-Information Storage</b>	316
<i>Xin Li (Carnegie Mellon Univ.)</i>	
<b>Programmable Analog Device Array (PANDA): A Platform for Transistor-Level Analog Reconfigurability</b>	322
<i>Rui Zheng, Jounghyuk Suh, Cheng Xu (Arizona State Univ.), Nagib Hakim (Intel Corp.), Bertan Bakkaloglu, Yu Cao (Arizona State Univ.)</i>	
<b>Session 20: Scaling and Security: Does More Transistors Mean More Security?</b>	
<i>Chair: Ken Mai (Carnegie Mellon Univ.)</i>	
<i>Organizer: Soha Hassoun (Tufts Univ.)</i>	
<b>Complexity and the Challenges of Securing SOCs</b>	328
<i>Paul Kocher (Cryptography Research, Inc.)</i>	
<b>High Performance Energy-Efficient Encryption in the sub-45nm CMOS Era</b>	332
<i>Ram Krishnamurthy, Sanu Mathew, Farhana Sheikh (Intel Corp.)</i>	
<b>The State-of-the-Art in IC Reverse Engineering</b>	333
<i>Randy Torrance, Dick James (Chipworks Inc.)</i>	
<b>Session 21: Need for Speed: System-Level Analysis and Design</b>	
<i>Chair: Luciano Lavagno (Politecnico di Torino)</i>	
<b>A High-Parallelism Distributed Scheduling Mechanism for Multicore Instruction-Set Simulation</b>	339
<i>Meng-Huan Wu, Peng-Chih Wang, Cheng-Yang Fu, Ren-Song Tsay (National Tsing Hua Univ.)</i>	
<b>Simulation Environment Configuration for Parallel Simulation of Multicore Embedded Systems</b>	345
<i>Dukyong Yun, Jinwoo Kim (Seoul National Univ.), Sungchan Kim (Chonbuk National Univ.), Soonhoi Ha (Seoul National Univ.)</i>	
<b>Transaction-Level Statistical Analysis for Efficient Microarchitectural Power and Performance Studies</b>	351
<i>Eman Coptay, Gila Kamhi, Sasha Novakovsky (Intel Corp.)</i>	

**Extracting Behavior and Dynamically-Generated Hierarchy from SystemC Models** 357

Harry Broeders, René van Leuken (*Delft Univ. of Technology*)

**Throughput Maximization for Periodic Real-Time Systems Under the Maximal Temperature Constraint** 363

Huang Huang, Gang Quan, Jeffrey Fan (*Florida International Univ.*), Meikang Qiu (*Univ. of Kentucky*)

**Performance Optimization of Error Detection Based on Speculative Reconfiguration** 369

Adrian Alin Lifa, Petru Eles, Zebo Peng (*Linköping Univ.*)

**Session 22: Trends in System-Level Design Space Exploration and Optimization**

Chair: Lothar Thiele (*Eidgenössische Technische Hochschule Zürich*)

**On the Quantification of Sustainability and Extensibility of FlexRay Schedules** 375

Reinhard Schneider, Dip Goswami, Samarjit Chakraborty (*Technische Univ. München*), Unmesh Bordoloi, Petru Eles, Zebo Peng (*Linköping Univ.*)

**Generalized Reliability-Oriented Energy Management for Real-Time Embedded Applications** 381

Baoxian Zhao, Hakan Aydin (*George Mason Univ.*), Dakai Zhu (*Univ. of Texas, San Antonio*)

**Customer-Aware Task Allocation and Scheduling for Multi-Mode MPSOCs** 387

Lin Huang, Rong Ye, Qiang Xu (*The Chinese Univ. of Hong Kong*)

**Symbolic System Synthesis in the Presence of Stringent Real-Time Constraints** 393

Felix Reimann (*Friedrich-Alexander-Universität Erlangen-Nürnberg*), Martin Lukasiewicz (*Technische Univ. München*), Michael Glaß, Christian Haubelt, Juergen Teich (*Friedrich-Alexander-Universität Erlangen-Nürnberg*)

**Supervised Design Space Exploration by Compositional Approximation of Pareto Sets** 399

Hung-Yi Liu (*Columbia Univ.*), Ilias Diakonikolas (*Univ. of California, Berkeley*), Michele Petracca, Luca Carloni (*Columbia Univ.*)

**Power-Aware Variable Partitioning for DSPs with Hybrid PRAM and DRAM Main Memory** 405

Tiantian Liu, Yingchao Zhao, Chun Jason Xue, Minming Li (*City Univ. of Hong Kong*)

## **Session 23: Validation and Test: the Yin and Yang**

Chair: Shobha Vasudevan (*Univ. of Illinois at Urbana-Champaign*)

**TAB-BackSpace: Unlimited-Length Trace Buffers with Zero Additional On-Chip Overhead** 411

Flavio de Paula (*Univ. of British Columbia*), Amir Nahir, Ziv Nevo, Avigail Orni (*IBM Corp.*), Alan Hu (*Univ. of British Columbia*)

**Testability Driven Statistical Path Selection** 417

Jaeyong Chung (*Univ. of Texas, Austin*), Jinjun Xiong, Vladimir Zolotov (*IBM Corp.*), Jacob Abraham (*Univ. of Texas, Austin*)

**Diagnosing Scan Clock Delay Faults Through Statistical Timing Pruning** 423

Mingjing Chen, Alex Orailoglu (*Univ. of California at San Diego*)

**Diagnosis of Transition Fault Clusters** 429

Irith Pomeranz (*Purdue Univ.*)

## **Session 24: Leakage Power Optimization**

Chair: David Garrett (*Broadcom Corp.*)

**Leakage-Aware Redundancy for Reliable Subthreshold Memories** 435

Seokjoong Kim, Matthew Guthaus (*Univ. of California, Santa Cruz*)

**A 40nm Inverse Narrow-Width, Effect-Aware Subthreshold Standard Cell Library** 441

Jun Zhou (*Institute of Microelectronics*), Senthil Jayapal (*Intel Corp.*), Ben Busze, Li Huang, Jan Stuyt (*Holst Centre*)

**Layout-Aware, Line-Edge Roughness Modeling and Poly-Optimization for Leakage Minimization** 447

Yongchan Ban, Jae-Seok Yang (*Univ. of Texas, Austin*)

**Post Sign-Off Leakage Power Optimization** 453

Hamed Abrishami (*Univ. of Southern California*), Jinan Lou (*Google, Inc.*), Jeff Qin, Juergen Froessler (*Synopsys, Inc.*), Massoud Pedram (*Univ. of Southern California*)

## **Session 26: Design and Technology at 14nm Node: Myths and Realities**

Chair: Geoffrey Yeap (*Qualcomm, Inc.*)  
Organizer: Ruchir Puri (*IBM Corp.*), David Pan (*Univ. of Texas, Austin*)

**Lithography at 14nm and Beyond: Choices and Challenges** 459  
Vivek Singh (*Intel Corp.*)

**New Sub-20nm Transistors - Why and How** 460  
Chenming Hu (*Univ. of California, Berkeley*)

**Circuit Design Challenges at the 14nm Technology Node** 464  
James Warnock (*IBM Corp.*)

## **Session 27: Punctual Software: It's About Time**

Chair: Sami Yehia (*Thales Group*)

**Cool Shapers: Shaping Real-Time Tasks for Improved Thermal Guarantees** 468  
Pratyush Kumar, Lothar Thiele (*Eidgenössische Technische Hochschule Zürich*)

**ChronOS Linux: A Best-Effort, Real-Time Multiprocessor Linux Kernel** 474  
Matthew Dellinger, Piyush Garyali, Binoy Ravindran (*Virginia Polytechnic Institute and State Univ.*)

**Efficient WCRT Analysis of Synchronous Programs Using Reachability** 480  
Matthew Kuo, Roopak Sinha, Partha Roop (*The Univ. of Auckland*)

**Fast and Accurate Source-Level Simulation of Software Timing Considering Complex Code Optimizations** 486  
Stefan Stattelmann, Oliver Bringmann (*Forschungszentrum Informatik*),  
Wolfgang Rosenstiel (*Univ. Tübingen*)

## **Session 28: System Verification: Is Formal the New Normal?**

Chair: Naren Narasimhan (*Intel Corp.*)

**Abstraction-Based Performance Analysis of NoCs** 492  
Daniel Holcomb, Bryan Brady, Sanjit Seshia (*Univ. of California, Berkeley*)

**Global Convergence Analysis of Mixed-Signal Systems** 498  
Sangho Youn, Jaeha Kim (*Seoul National Univ.*), Mark Horowitz (*Stanford Univ.*)

**Litmus Tests for Comparing Memory Consistency Models: How Long Do They Need to Be?** 504  
Sela Mador-Haim, Rajeev Alur, Milo M.K. Martin (*Univ. of Pennsylvania*)

**Formal Hardware/Software Co-Verification by Interval Property Checking with Abstraction** 510

Minh D. Nguyen, Markus Wedler, Dominik Stoffel, Wolfgang Kunz (*Technische Universität Kaiserslautern*)

## **Session 29: Clocks and Circuits**

Chair: Bill Swartz (*Timberwolf Systems, Inc.*)

**Distributed Resonant Clock Grid Synthesis (ROCKS)** 516

Xuchu Hu, Matthew Guthaus (*Univ. of California, Santa Cruz*)

**WaveMin: A Fine-Grained Clock Buffer Polarity Assignment Combined with Buffer Sizing** 522

Deokjin Joo, Taewhan Kim (*Seoul National Univ.*)

**Common-Centroid Capacitor Placement Considering Systematic and Random Mismatches in Analog Integrated Circuits** 528

Cheng-Wu Lin, Jai-Ming Lin, Yen-Chih Chiu, Chun-Po Huang, Soon-Jyh Chang (*National Cheng Kung Univ.*)

**Characterizing Within-Die and Die-to-Die Delay Variations Introduced by Process Variations and SOI History Effect** 534

Jim Aarestad, Charles Lamech, Jim Plusquellic (*Univ. of New Mexico*), Dhruva Acharyya (*Verigy Ltd.*), Kanak Agarwal (*IBM Corp.*)

## **Session 30: Model Reduction and Accelerated Extraction**

Chair: Ibrahim Elfadel (*IBM Corp.*)

**A Stabilized Discrete Empirical Interpolation Method for Model Reduction of Electrical, Thermal, and Microelectromechanical Systems** 540

Amit Hochman (*Massachusetts Institute of Technology*), Bradley Bond (*Sandia National Laboratories*), Jacob White (*Massachusetts Institute of Technology*)

**A Novel Framework for Passive Macromodeling** 546

Zuochang Ye, Yang Li, Mingzhi Gao, Zhiping Yu (*Tsinghua Univ.*)

**A Highly Scalable Parallel Boundary Element Method for Capacitance Extraction** 552

Yu-Chung Hsiao, Luca Daniel (*Massachusetts Institute of Technology*)

**Fast Multipole Method on GPU: Tackling 3-D Capacitance Extraction on Massively Parallel SIMD Platforms** 558

Xueqian Zhao, Zhuo Feng (*Michigan Technological Univ.*)

## Session 32: Pre-Silicon Verification Methods for Post-Silicon Validation

Chair: Andreas Veneris (*Univ. of Toronto*)

Organizer: Tim Cheng (*Univ. of California, Santa Barbara*)

### **Transaction Based Pre-to-Post Silicon Validation** 564

Eli Singerman, Yael Abarbanel, Sean Baartmans (*Intel Corp.*)

### **Leveraging Pre-Silicon Verification Resources for the Post-Silicon Validation of the IBM POWER7 Processor** 569

John Schumann, Allon Adir, Amir Nahir, Gil Shurek, Avi Ziv, Charles Meissner (*IBM Corp.*)

### **A Method to Leverage Pre-Silicon Collateral and Analysis for Post-Silicon Testing and Validation** 575

Gary Miller, Bandana Bhattarai (*Freescale Semiconductor, Inc.*), George Bakewell, Jay Dutt, Xi Chen, Yu-Chin Hsu (*SpringSoft, Inc.*)

## Session 33: Embedded Systems Case Studies and Design Methods

Chair: Andreas Gerstlauer (*Univ. of Texas, Austin*)

### **Energy-Efficient MIMO Detection Using Unequal Error Protection for Embedded Joint Decoding System** 579

Yoon Seok Yang, Pankaj Bhagawat, Gwan Choi (*Texas A&M Univ.*)

### **An Algorithm-Architecture Codesign Framework for Gridding Reconstruction Using FPGAs** 585

Srinidhi Kestur, Kevin Irick, Sungho Park, Ahmed Al Maashri, Vijaykrishnan Narayanan (*Pennsylvania State Univ.*), Chaitali Chakrabarti (*Arizona State Univ.*)

### **A Low-Energy Computation Platform for Data-Driven Biomedical Monitoring Algorithms** 591

Mohammed Shoaib (*Princeton Univ.*), Niraj Jha, Naveen Verma (*Princeton Univ.*)

### **Accuracy of Ethernet AVB Time Synchronization under Varying Temperature Conditions for Automotive Networks** 597

Andreas Kern (*Daimler AG*), Helge Zinner (*Continental AG*), Thilo Streichert (*Friedrich-Alexander-Universität Erlangen-Nürnberg*), Josef Nöbauer (*Continental AG*), Juergen Teich (*Friedrich-Alexander-Universität Erlangen-Nürnberg*)

### **Dynamic Effort Scaling: Managing the Quality-Efficiency Tradeoff** 603

Vinay Chippa (*Purdue Univ.*), Anand Raghunathan, Kaushik Roy (*Purdue Univ.*), Srimat Chakradhar (*NEC Corp.*)

**Emulation-Based, High-Accuracy Throughput Estimation for High-Speed Connectivities: Case Study of USB2.0** 609

Byungchul Hong, Chulho Shin, Daehyup Ko (*LG Electronics*)

### **Session 34: Logic Synthesis: Old Stories with New Twists**

Chair: Igor Markov (*Univ. of Michigan*)

**Implicit Permutation Enumeration Networks and Binary Decision Diagrams Reordering** 615

Stergios Stergiou (*Fujitsu Labs Ltd.*)

**Using SAT-Based Craig Interpolation to Enlarge Clock Gating Functions** 621

Ting-Hao Lin, Chung-Yang (Ric) Huang (*National Taiwan Univ.*)

**Power Reduction via Separate Synthesis and Physical Libraries** 627

Mohammad Rahman, Ryan Afonso, Hiran Tennakoon, Carl Sechen (*Univ. of Texas at Dallas*)

**Are Logic Synthesis Tools Robust?** 633

Alberto Puggelli, Tobias Welp, Andreas Kuehlmann, Alberto Sangiovanni-Vincentelli (*Univ. of California, Berkeley*)

### **Session 35: 3-D IC Design**

Chair: Rakesh Patel (*GLOBALFOUNDRIES, Inc.*)

**Layout Effects in Fine-Grain 3-D Integrated Regular Microprocessor Blocks** 639

Vivek Nandakumar, Malgorzata Marek-Sadowska (*Univ. of California, Santa Barbara*)

**Fault-Tolerant 3-D Clock Network** 645

Chiao-Ling Lung (*National Tsing Hua Univ.*), Yu-Shih Su (*Industrial Technology Research Institute*), Shih-Hsiu Huang (*National Tsing Hua Univ.*), Yiyu Shi (*Missouri Univ. of Science and Technology*), Shih-Chieh Chang (*National Tsing Hua Univ.*)

**An Integrated Algorithm for 3-D IC TSV Assignment** 652

Xiaodong Liu (*Fudan Univ.*), Yifan Zhang, Gary Yeap (*Synopsys, Inc.*), Xuan Zeng (*Fudan Univ.*)

**Non-Uniform Micro-Channel Design for Stacked 3-D ICs** 658

Bing Shi, Ankur Srivastava, Peng Wang (*Univ. of Maryland*)

**TSV-Aware Analytical Placement for 3-D IC Designs** 664

Meng-Kai Hsu, Yao-Wen Chang, Valeriy Balabanov (*National Taiwan Univ.*)



**Thermal-Aware Cell and Through-Silicon-Via Co-Placement for 3-D ICs** 670  
Jason Cong, Guojie Luo (*Univ. of California, Los Angeles*), Yiyu Shi (*Missouri Univ. of Science and Technology*)

### **Session 36: Advancement in Power Integrity and Circuit Reliability**

Chair: Marek Patyra (*Intel Corp.*)

**Efficient Incremental Analysis of On-Chip Power Grid via Sparse Approximation** 676  
Pei Sun, Xin Li (*Carnegie Mellon Univ.*), Ming-Yuan Ting (*Mentor Graphics Corp.*)

**Power Grid Verification Using Node and Branch Dominance** 682  
Nahi Abdul Ghani, Farid Najm (*Univ. of Toronto*)

**Power Grid Correction Using Sensitivity Analysis Under an RC Model** 688  
Pamela Al Haddad, Farid Najm (*Univ. of Toronto*)

**Design Sensitivity of Single Event Transients in Scaled Logic Circuits** 694  
Jyothi Bhaskarr Velamala (*Arizona State Univ.*), Robert LiVolsi, Myra Torres (*Impact Technologies, LLC*), Yu Cao (*Arizona State Univ.*)

**Designing Ad-Hoc Scrubbing Sequences to Improve Memory Reliability Against Soft Errors** 700  
Pedro Reviriego, Juan Antonio Maestro (*Univ. Antonio de Nebrija*), Sanghyeon Baeg (*Hanyang Univ.*)

**In-Field Aging Measurement and Calibration for Power Performance Optimization** 706  
Shuo Wang, Mohammad Tehranipoor (*Univ. of Connecticut*), LeRoy Winenberg (*Freescale Semiconductor, Inc.*)

### **Session 38: CMOS Sensors for Biomedical and Biological Applications**

Chair: Natasa Miskov-Zivnov (*Univ. of Pittsburgh*)

Organizer: Iris Bahar (*Brown Univ.*)

**Single-Molecule Electronic Detection using Nanoscale Field-Effect Devices** 712  
Sebastian Sorgenfrei, Kenneth Shepard (*Columbia Univ.*)

**CMOS Compatible Nanowires for Biosensing** 718  
Mark Reed, Eric Stern, David Routenberg, Aleksander Vacic, Nitin Rajan, Jason Criscione, Jason Park, Tarek Fahmy (*Yale Univ.*)

**Heterogeneous Integration of Carbon Nanotubes and Graphene on CMOS** 723

## for Sensing Applications

Sameer Sonkusale (*Tufts Univ.*), Mehmet Dokmeci (*Northeastern Univ.*)

## Session 39: Novel Architectures and Algorithms for Multiprocessor and Biological Applications

Chair: Siddharth Garg (*Univ. of Waterloo*)

### **An Energy-Efficient, Heterogeneous CMP Based on Hybrid TFET-CMOS Cores** 729

Vinay Saripalli, Asit Mishra, Suman Datta, Vijaykrishnan Narayanan  
(*Pennsylvania State Univ.*)

### **Device Modeling and System Simulation of Nanophotonic On-Chip Networks for Reliability, Power, and Performance** 735

Zheng Li, Moustafa Mohamed, Xi Chen, Alan Mickelson, Li Shang (*Univ. of Colorado*)

### **Progressive Network-Flow Based Power-Aware Broadcast Addressing for Pin-Constrained Digital Microfluidic Biochips** 741

Tsung-Wei Huang, Hong-Yan Su, Tsung-Yi Ho (*National Cheng Kung Univ.*)

### **Design of Robust Metabolic Pathways** 747

Renato Umerton (*Massachusetts Institute of Technology*), Giovanni Stracquandano (*Johns Hopkins Univ.*), Alessio Papini (*Univ. degli Studi di Firenze*), Anilkumar Sorathiya, Pietro Liò (*Univ. of Cambridge*), Giuseppe Nicosia (*Univ. degli Studi di Catania*)

## Session 40: New Methods and Metrics in Test and Reliability

Chair: Sagar Sabade (*Qualcomm, Inc.*)

### **Reliability Analysis and Improvement for Multi-Level, Non-Volatile Memories with Soft Information** 753

Shih-Liang Chen, Bo-Ru Ke, Jian-Nan Chen, Chih-Tsun Huang (*National Tsing Hua Univ.*)

### **Image-Quality-Aware Metrics for Performance Specification of ADC Array in 3-D CMOS Imagers** 759

Hsiu-Ming Chang and Kwang-Ting (Tim) Cheng (*Univ. of California, Santa Barbara*)

### **High-Effective Resolution Built-In Jitter Characterization with Quantization Noise Shaping** 765

Leyi Yin, Yongtae Kim, Peng Li (*Texas A&M Univ.*)

### **A Low-Cost Wireless Interface with No External Antenna and Crystal Oscillator for Cm-Range Contactless Testing** 771

Chin-Fu Li, Chi-Ying Lee, Chen-Hsing Wang (*National Tsing-Hua Univ.*), Chi-Hu Wang (*Chung Hua Univ.*), Shu-Lin Chang (*National Tsing Hua Univ.*), Tien-Yu Chang (*National Tsing Hua Univ.*), Yung-Sheng Kuo (*Chung Hua Univ.*), Li-Ming Denq, Chun-Chuan Chi, Hsuan-Jung Hsu, Ming-Yi Chu, Chih-Tsun Huang, Shi-Yu Huang, Jing-Jia Liou, Po-Chiun Huang, Hsi-Pin Ma, Jenn-Chiou Bor (*National Tsing Hua Univ.*), Ching-Cheng Tien (*Chung Hua Univ.*), Cheng-Wen Wu (*National Tsing Hua Univ.*)

## **Session 42: CAD Techniques for Advanced Process Technologies**

Chair: Vladimir Zolotov (*IBM Corp.*)

### **A Fast Approach for Static Timing Analysis Covering All PVT Corners** 777

Sari Onaissi (*Univ. of Toronto*), Feroze Taraporevala, Jinfeng Liu (*Synopsys, Inc.*), Farid Najm (*Univ. of Toronto*)

### **Full-Chip TSV-to-TSV Coupling Analysis and Optimization in 3-D IC** 783

Chang Liu, Taigon Song (*Georgia Institute of Technology*), Jonghyun Cho, Joohee Kim, Joungho Kim (*KAIST*), Sung Kyu Lim (*Georgia Institute of Technology*)

### **Flexible 2-D Layout Decomposition Framework for Spacer-Type Double-Patterning Lithography** 789

Yongchan Ban (*Univ. of Texas, Austin*), Kevin Lucas (*Synopsys, Inc.*), David Pan (*Univ. of Texas, Austin*)

### **AENEID: A Generic Lithography-Friendly Detailed Router Based on Post-RET Data Learning and Hotspot Detection** 795

Duo Ding, Jhih-Rong Gao, Kun Yuan, David Pan (*Univ. of Texas, Austin*)

## **Session 44: Repurposing I.C. CAD Computational Techniques for Molecular and Cell Biology**

Chair: Jaijeet Roychowdhury (*Univ. of California, Berkeley*)

Organizer: L. Miguel Silveira (*INESC-ID/IST - TU Lisbon*)

### **A Fast Solver for Nonlocal Electrostatics in Biomolecular Science and Engineering** 801

Jaydeep Bardhan (*Rush Univ.*), Andreas Hildebrandt (*Univ. des Saarland*)

### **Biochemical Oscillator Sensitivity Analysis in the Presence of Conservation Constraints** 806

Jared Toettcher (*Univ. of California, San Francisco*), Anya Castillo, Bruce Tidor, Jacob White (*Massachusetts Institute of Technology*)

### **In Silico Synchronization of Cellular Populations Through Expression Data Deconvolution** 812

Marisa Eisenberg, Joshua Ash, Dan Siegal-Gaskins (*Ohio State Univ.*)

## Session 45: Computing Fabrics: Cores, LUTs, and Molecules

Chair: Philip Brisk (*Univ. of California, Riverside*)

- MO-Pack: Many-Objective Clustering for FPGA CAD** 818  
Senthilkumar Thoravi Rajavel, Ali Akoglu (*Univ. of Arizona*)
- Enforcing Architectural Contracts in High-Level Synthesis** 824  
Nikhil Patil, Ankit Bansal, Derek Chiou (*Univ. of Texas, Austin*)
- Shared Reconfigurable Fabric for Multicore Customization** 830  
Liang Chen, Tulika Mitra (*National Univ. of Singapore*)
- Synchronous Sequential Computation with Molecular Reactions** 836  
Hua Jiang, Marc Riedel, Keshab Parhi (*Univ. of Minnesota*)

## Session 46: Outsmarting Bugs Through Intelligent Simulation

Chair: Bernd Becker (*Univ. of Freiburg*)

- Facing the Challenge of New Design Features: An Effective Verification Approach** 842  
Wisam Kadry, Ronny Morad, Eli Almog, Christopher Krygowski, Alex Goryachev
- Learning Microarchitectural Behaviors to Improve Stimuli Generation Quality** 848  
Yoav Katz, Michal Rimon (*IBM Corp.*), Gal Shaked (*Technion - Israel Institute of Technology*), Avi Ziv (*IBM Corp.*)
- Robust Partitioning for Hardware-Accelerated Functional Verification** 854  
Michael Moffitt, Mátyás Sustik, Paul Villarrubia (*IBM Corp.*)
- Threadmill: A Post-Silicon Exerciser for Multi-Threaded Processors** 860  
Allon Adir, Maxim Golubev, Shimon Landa, Amir Nahir, Gil Shurek, Vitali Sokhin, Avi Ziv (*IBM Corp.*)

## Session 48: Novel Design and Analysis Tools for Emerging Devices

Chair: Ian O'Connor (*École Centrale de Lyon*)

- CACTI-FinFET: An Integrated Delay and Power Modeling Framework for FinFET-Based Caches under Process Variations** 866  
Chun-Yi Lee, Niraj Jha (*Princeton Univ.*)
- A Case for NEMS-Based Functional-Unit Power Gating of Low-Power Embedded Microprocessors** 872  
Michael Henry, Meeta Srivastav, Leyla Nazhandali (*Virginia Polytechnic*)

*Institute and State Univ.)*

**Automated Mapping for Reconfigurable Single-Electron Transistor Arrays** 878

Yung-Chih Chen (*National Tsing Hua Univ.*), Soumya Eachempati (*Intel Corp.*), Chun-Yao Wang (*National Tsing Hua Univ.*), Suman Datta, Yuan Xie, Vijaykrishnan Narayanan (*Pennsylvania State Univ.*)

**Universal Logic Modules Based on Double-Gate Carbon Nanotube Transistors** 884

Andrew Zukoski, Xuebei Yang, Kartik Mohanram (*Rice Univ.*)

**Session 50: Virtualization in Embedded Systems**

Chair: Rajesh Gupta (*Univ. of California at San Diego*)

Organizer: Christoph Kirsch (*Univ. Salzburg*)

**Virtualization of Heterogeneous Machines** 890

Joshua Auerbach, David Bacon, Perry Cheng, Rodric Rabbah, Sunul Shukla (*IBM Corp.*)

**Process-Level Virtualization for Runtime Adaptation of Embedded Software** 895

Kim Hazelwood (*Univ. of Virginia*)

**Virtualizing Embedded Systems - Why Bother?** 901

Gernot Heiser (*NICTA and Univ. of New South Wales*)

**Virtualizing Real-Time Embedded Systems with Java** 906

Jan Vitek (*Purdue Univ.*)

**Session 51: Towards Reliable and Energy-Minimal NOC Design**

Chair: Federico Angiolini (*iNoCs*)

**DRAIN: Distributed Recovery Architecture for Inaccessible Nodes in Multicore Chips** 912

Andrew DeOrio (*Univ. of Michigan*), Konstantinos Aisopos (*Princeton Univ.*), Valeria Bertacco (*Univ. of Michigan*), Li-Shiuan Peh (*Massachusetts Institute of Technology*)

**A Fault-Tolerant NOC Scheme Using Bidirectional Channel** 918

Wen-Chung Tsai, Deng-Yuan Zheng, Sao-Jie Chen (*National Taiwan Univ.*), Yu-Hen Hu (*Univ. of Wisconsin*)

**Process Variation-Aware Routing in NOC-Based Multicores** 924

Akbar Sharifi, Mahmut Kandemir (*Pennsylvania State Univ.*)

**Enabling System-Level Modeling of Variation-Induced Faults in Networks-on-Chips** 930

Konstantinos Aisopos (*Princeton Univ.*), Chia-Hsin Owen Chen, Li-Shiuan Peh (*Massachusetts Institute of Technology*)

**FlexiBuffer: Reducing Leakage Power in On-Chip Network Routers** 936

Gwangsun Kim, John Kim (*KAIST*), Sungjoo Yoo (*Pohang Univ. of Science and Technology*)

**Capacity Optimized NOC for Multi-Mode SOC** 942

Isask'har Walter, Erez Kantor, Israel Cidon, Shay Kutten (*Technion - Israel Institute of Technology*)

**Session 52: Don't Forget Memory: Performance and Reliability Issues in Cache, Scratchpad, and PRAM**

Chair: Jason Xue (*City Univ. of Hong Kong*)

**Dynamic Cache Reconfiguration and Partitioning for Energy Optimization in Real-Time Multicore Systems** 948

Weixun Wang, Prabhat Mishra, Sanjay Ranka (*Univ. of Florida*)

**A Helper Thread Based Dynamic Cache Partitioning Scheme for Multithreaded Applications** 954

Mahmut Kandemir (*Pennsylvania State Univ.*), Taylan Yemliha (*Syracuse Univ.*), Emre Kultursay (*Pennsylvania State Univ.*)

**A Reuse-Aware Prefetching Scheme for Scratchpad Memory** 960

Jason Cong, Hui Huang, Chunyue Liu, Yi Zou (*Univ. of California, Los Angeles*)

**Buffer-Integrated-Cache: A Cost-Effective SRAM Architecture for Handheld and Embedded Platforms** 966

Carlos Flores Fajardo, Zhen Fang, Ravi Iyer, German Fabila Garcia (*Intel Corp.*), Seung Eun Lee (*Seoul National Univ.*), Li Zhao (*Intel Corp.*)

**Wear Rate Leveling: Lifetime Enhancement of PRAM with Endurance Variation** 972

Jianbo Dong, Lei Zhang, Yinhe Han, Ying Wang, Xiaowei Li (*Chinese Academy of Sciences*)

**Matching Cache Access Behavior and Bit Error Pattern for High Performance Low Vcc L1 Cache** 978

Young Geun Choi, Sungjoo Yoo, Sunggu Lee (*Pohang Univ. of Science and Technology*), Jung Ho Ahn (*Seoul National Univ.*)

## Session 53: Ultra-Low Voltage and Power-Aware Design

Chair: Youngsoo Shin (*KAIST*)

### **A Closed-Form Expression for Estimating Minimum Operating Voltage (VDDmin) of CMOS Logic Gates** 984

Hiroshi Fuketa, Satoshi Iida, Tadashi Yasufuku, Makoto Takamiya (*The Univ. of Tokyo*), Masahiro Nomura, Hirofumi Shinohara (*STARC*), Takayasu Sakurai (*The Univ. of Tokyo*)

### **Pipeline Strategy for Improving Optimal Energy Efficiency in Ultra-Low Voltage Design** 990

Mingoo Seok, Dongsuk Jeon (*Univ. of Michigan*), Chaitali Chakrabarti (*Arizona State Univ.*), David Blaauw, Dennis Sylvester (*Univ. of Michigan*)

### **Fast Algorithms for IR Voltage Drop Analysis Exploiting Locality** 996

Selçuk Köse, Eby Friedman (*Univ. of Rochester*)

### **Decoupling for Power Gating: Sources of Power Noise and Design Strategies** 1002

Tong Xu, Peng Li, Boyuan Yan (*Texas A&M Univ.*)

### **Error-Resilient Low-Power DSP via Path-Delay Shaping** 1008

Paul Whatmough, Shidhartha Das, David Bull (*ARM, Ltd.*), Izzat Darwazeh (*Univ. College London*)

### **Power-Gated MOS Current Mode Logic (PG-MCML): A Power-Aware DPA-Resistant Standard Cell Library** 1014

Alessandro Cevrero (*Ecole Polytechnique Fédérale de Lausanne*), Francesco Regazzoni (*Univ. Catholique de Louvain*), Michael Schwander, Stéphane Badel, Paolo Ienne, Yusuf Leblebici (*Ecole Polytechnique Fédérale de Lausanne*)

## Session 54: Specialized Processing Systems for Embedded Computing

Chair: Andreas Gerstlauer (*Univ. of Texas, Austin*)

### **EFFEX: An Embedded Processor for Computer Vision-Based Feature Extraction** 1020

Jason Clemons, Andrew Jones, Robert Perricone, Silvio Savarese, Todd Austin (*Univ. of Michigan*)

### **Run-Time Adaptive Energy-Aware Motion and Disparity Estimation in Multiview Video Coding** 1026

Bruno Zatt (*Univ. Federal do Rio Grande do Sul and Karlsruhe Institut für Technologie*), Muhammad Shafique (*Karlsruher Institut für Technologie*), Felipe Sampaio, Luciano Agostini (*Univ. Federal de Pelotas*), Sergio Bampi (*Univ. Federal do Rio Grande do Sul*), Jörg Henkel (*Karlsruher Institut für*

*Technologie)*

**Low-Power Adaptive Pipelined MPSOCs for Multimedia: An H.264 Video Encoder Case Study** 1032

Haris Javaid (*Univ. of New South Wales*), Muhammad Shafique (*Karlsruher Institut für Technologie*), Sri Parameswaran (*Univ. of New South Wales*), Jörg Henkel (*Karlsruher Institut für Technologie*)

**RJOP - A Customized Java Processor for Reactive Embedded Systems** 1038

Muhammad Nadeem, Morteza Biglari-Abhari, Zoran Salcic (*The Univ. of Auckland*)

**Hermes: An Integrated CPU/GPU Microarchitecture for IP Routing** 1044

Yuhao Zhu (*Univ. of Texas, Austin*), Yangdong Deng, Yubei Chen (*Tsinghua Univ.*)

**MARSSx86: A Full System Simulator for Multicore x86 CPUs** 1050

Avadh Patel, Furat Afram, Shunfei Chen, Kanad Ghose (*SUNY Binghamton*)