

# **2011 6th International Workshop on Reconfigurable Communication-Centric Systems-On-Chip**

**(ReCoSoC 2011)**

**Montpellier, France  
20 – 22 June 2011**



**IEEE Catalog Number: CFP1126P-PRT  
ISBN: 978-1-4577-0640-0**

# TABLE OF CONTENTS

<b>Asymmetric Cache Coherency: Improving Multicore Performance for Non-uniform Workloads</b> .....	1
<i>J. Shield, J. Diguët, G. Gogniat</i>	
<b>Exploiting Multicast Messages in Cache-Coherence Protocols for NoC-based MPSoCs</b> .....	9
<i>T. Chaves, E. Carara, F. Moraes</i>	
<b>Evaluating The Feasibility Of Network Coding For NoCs</b> .....	15
<i>L. Indrusiak</i>	
<b>FPGA SDK for Nanoscale Architectures</b> .....	20
<i>C. Teodorov, L. Lagadec</i>	
<b>FPGA Physical-Design Automation using Model-Driven Engineering</b> .....	28
<i>C. Teodorov, D. Picard, L. Lagadec</i>	
<b>Fast Prototyping Environment for Embedded Reconfigurable Units</b> .....	34
<i>D. Picard, L. Lagadec</i>	
<b>A Prototyping Environment For High Performance Reconfigurable Computing</b> .....	42
<i>G. Afonso, J. Dekeyser, R. Atitallah, N. Belanger, A. Loyer, M. Rubio</i>	
<b>HeMPS-S: A Homogeneous NoC-Based MPSoCs Framework Prototyped in FPGAs</b> .....	50
<i>E. Wachter, A. Biazzi, F. Moraes</i>	
<b>Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach</b> .....	58
<i>S. Drzevitzky, M. Platzner</i>	
<b>Secure Extensions Of FPGA Soft Core Processors For Symmetric Key Cryptography</b> .....	66
<i>L. Gaspar, V. Fischer, L. Bossuet, R. Fouquet</i>	
<b>Secure Remote Reconfiguration of an FPGA-based Embedded System</b> .....	74
<i>A. Braeken, J. Genoe, S. Kubera, N. Mentens, A. Touhafi, I. Verbrauwhe, Y. Verbelen, J. Vliegen, K. Wouters</i>	
<b>Monitoring Communication Channels on a Shared Memory Multi-Processor System on Chip</b> .....	80
<i>D. Genius, N. Pouillon</i>	
<b>Dynamic Resource Management in Modern Multicore SoCs by Exposing NoC Services</b> .....	88
<i>A. Motakis, G. Kornaros, M. Coppola</i>	
<b>Multi-Objective Mapping for Matrix-Based Nanocomputer Architectures</b> .....	95
<i>N. Yakymets, S. Beux, K. Jabeur, I. O'Connor</i>	
<b>Dataflow Programming Model For Reconfigurable Computing</b> .....	102
<i>L. Gantel, A. Khlar, B. Miramond, A. Benkhalifa, F. Lemonnier, L. Kessal</i>	
<b>Evaluation Of Speculative Execution Techniques For High-Level Language To Hardware Compilation</b> .....	110
<i>B. Thielmann, J. Huthmann, A. Koch</i>	
<b>A Reconfigurable Fabric Supporting Full C/C++ Input</b> .....	118
<i>IAL. Junqueira, M. Rutzig, F. Itturriet, J. Portal, L. Carro</i>	
<b>A Dependable And Dynamic Network On Chip Suitable For FPGA-Based Reconfigurable Systems</b> .....	124
<i>C. Killian, C. Tanougast, A. Dandache, M. Frihi, S. Toumi</i>	
<b>High-Performance On-Chip Network Platform for Memory-on-Processor Architectures</b> .....	130
<i>M. Daneshitalab, M. Ebrahimi, P. Liljeberg, J. Plosila, H. Tenhunen</i>	
<b>Temperature-based Covert Channel in FPGA Systems</b> .....	136
<i>T. Iakymchuk, M. Nikodem, K. Kepa</i>	
<b>Partial Reconfiguration in the Implementation of Autonomous Radio Receivers for Space</b> .....	143
<i>G. Cardarilli, M. Re, I. Shuli, L. Simone</i>	
<b>Self-Reparable System On FPGA For Single Event Upset Recovery</b> .....	149
<i>U. Legat, A. Biasizzo, F. Novak</i>	
<b>A Self-Reconfigurable Platform for General Purpose Image Processing Systems on Low-Cost Spartan-6 FPGAs</b> .....	155
<i>S. Bayar, A. Yurdakul, M. Tukul</i>	
<b>A SDM-TDM based Circuit-Switched Router for On-Chip Networks</b> .....	164
<i>A. Lusala, J. Legat</i>	
<b>A New Mechanism To Reduce Congestion On TDM Networks-On-Chips</b> .....	172
<i>D. Vergeylen, A. Lusala, J. Legat</i>	
<b>An Approach For Power And Performance Evaluation Of Reconfigurable SoC At Mixed Abstraction Levels</b> .....	180
<i>M. Kuehnle, A. Brito, C. Roth, M. Kruesselin, J. Becker</i>	

<b>Exploring Heterogeneous NoC-based MPSoCs: from FPGA to High-Level Modeling</b> .....	188
<i>L. Ost, G. Almeida, M. Mandelli, E. Wachter, S. Varyani, G. Sassatelli, L. Indrusiak, M. Robert, F. Moraes</i>	
<b>Invited Paper: Design Criteria For Dependable System-On-Chip Architectures</b> .....	196
<i>T. Hollstein, F. Samman, A. Jaiswal, H. Ying, M. Glesner, K. Hofmann</i>	
<b>Re<sup>2</sup>DA: Reliable and Reconfigurable Dynamic Architecture</b> .....	202
<i>H. Pham, L. Devaux, S. Pillement</i>	
<b>Invited paper: System-Wide Fault Management based on IEEE P1687 IJTAG</b> .....	208
<i>A. Jutman, S. Devadze, J. Aleksejev</i>	
<b>Automatic Saboteur Placement for Emulation-Based Multi-Bit Fault Injection</b> .....	212
<i>J. Grinschgl, A. Krieg, C. Steger, R. Weiss, H. Bock, J. Haid</i>	
<b>Invited Paper: Parallel Programming And Run-Time Resource Management Framework For Many-Core Platforms: The 2PARMA Approach</b> .....	220
<i>C. Silvano, W. Fornaciari, S. Crespi Reghizzi, G. Agosta, G. Palermo, V. Zaccaria, P. Bellasi, F. Castro, S. Corbetta, E. Speziale, D. Melpignano, J.M. Zins, H. Hubert, B. Stabernack, J. Brandenburg, M. Palkovic, P. Raghavan, C. Ykman-Couvreur, I. Anagnostopoulos, A. Bartzas, D. Soudris, T. Kempf, G. Ascheid, J. Ansari, P. Mahonen, B. Vanthournout</i>	
<b>Implementation, Integration, and Verification of MIMAX WLAN Modem</b> .....	227
<i>Z. Stamenkovic, K. Tittelbach-Helmrich, M. Wickert, J. Ibanez, S. Ruiz, G. Dimosthenous</i>	
<b>SPARTAN Project: Efficient Implementation of Computer Vision Algorithms onto Reconfigurable Platform Targeting to Space Applications</b> .....	235
<i>K. Siozios, D. Diamantopoulos, I. Kostavelis, E. Boukas, L. Nalpanitidis, D. Soudris, A. Gasteratos, M. Aviles, I. Anagnostopoulos</i>	
<b>Enhancing Learning of Digital Systems using a Remote FPGA Lab</b> .....	244
<i>F. Morgan, S. Cawley</i>	
<b>Invited Paper: Implementing Digital Data Hiding Algorithms In Reconfigurable Hardware – Experiences On Teaching And Research</b> .....	252
<i>R. Cumplido, C. Feregrino-Uribe, J. Garcia-Hernandez</i>	
<b>Extending Java for Heterogeneous Embedded System Description</b> .....	258
<i>G. Plumbridge, N. Audsley</i>	
<b>Differential Pair Routing to Balance Dual Signals of WDDL Designs in Cluster-Based Mesh FPGA</b> .....	264
<i>E. Amouri, Z. Marrakchi, H. Mehrez</i>	
<b>RecoNoC: A Reconfigurable Network-on-Chip</b> .....	268
<i>R. Vancayseele, B. Farisi, W. Heirman, K. Bruneel, D. Stroobandt</i>	
<b>Simulations of NoC Topologies for Generalized Hierarchical Completely-Connected Networks</b> .....	270
<i>T. Takabatake</i>	
<b>Approach Of An FPGA Based Adaptive Stepper Motor Control System</b> .....	275
<i>N. Dahm, M. Huebner, J. Becker</i>	
<b>Genetic Mapping Of Hard Real-Time Applications Onto NoC-Based MPSoCs – A First Approach</b> .....	281
<i>P. Mesidis, L. Indrusiak</i>	
<b>Self-Organization Of Reconfigurable Processing Elements During Mobile Robots Missions</b> .....	287
<i>L. Rodriguez, J. Fellus, B. Miramond</i>	
<b>NoCmodel: An Extensible Framework For Network-On-Chips Modeling</b> .....	289
<i>O. Diaz, A. Astarloa, A. Zuloaga, J. Lazaro, J. Jimenez</i>	
<b>The CO-Simulation Interface SystemC/Matlab Applied IN JPEG Algorithm</b> .....	295
<i>W. Hassairi, M. Bousselmi, M. Abid</i>	
<b>Runtime-Datapath-Remapping for Fault-Tolerant Coarse-Grained Reconfigurable Architectures</b> .....	301
<i>S. Eisenhardt, A. Kuster, T. Schweizer, T. Kuhn, W. Rosenstiel</i>	
<b>A Study On Fine Granular Fault Tolerance Methodologies For FPGAs</b> .....	303
<i>M. Niknahad, O. Sander, J. Becker</i>	
<b>Study And Modeling Of A New Configuration Of An Optical Network On Chip (ONOC) Using FDTD</b> .....	308
<i>M. Channoufi, P. Lecoy, R. Attia, B. Delacressonniere</i>	
<b>Reconfigurable Streaming Processor Core with Interconnected Floating-Point Arithmetic Units for Multicore Adaptive Signal Processing Systems</b> .....	310
<i>F. Samman, P. Surapong, M. Glesner</i>	
<b>Towards a Power and Energy Efficient Use of Partial Dynamic Reconfiguration</b> .....	316
<i>R. Bonamy, D. Chillet, O. Sentieys, S. Bilavarn</i>	
<b>FPGA Bitstream Protection with PUFs, Obfuscation, and Multi-boot</b> .....	320
<i>S. Goren, O. Ozkurt, A. Yildiz, H. Ugurdag</i>	
<b>Comparison Of Periodic And Aperiodic Task Models For Cyber-Physical-Systems</b> .....	322
<i>A. Thuy</i>	
<b>Efficient Congestion-Aware Selection Method for On-Chip Networks</b> .....	324
<i>M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, H. Tenhunen</i>	

<b>Exploration of MPSoC Monitoring and Management Systems</b> .....	328
<i>M. Fattah, M. Daneshtalab, P. Liljeberg, J. Plosila</i>	
<b>The Xilinx Design Language (XDL): Tutorial and Use Cases</b> .....	331
<i>C. Beckhoff, D. Koch, J. Torresen</i>	
<b>Author Index</b>	