

2011 12th Latin American Test Workshop

(LATW 2011)

**Beach of Porto de Galinhas, Brazil
27 – 30 March 2011**



**IEEE Catalog Number: CFP11LAT-PRT
ISBN: 978-1-4577-1489-4**

TABLE OF CONTENTS

SESSION 1: BUILT-IN SELF-TEST

Configurable Thru-Silicon-Via Interconnect Built-in Self-Test and Diagnosis	1
<i>V. Pasca, L. Anghel, M. Benabdenbi</i>	
On-line BIST for Performance Failure Prediction under Aging Effects in Automotive Safety-Critical Applications	7
<i>R. Oliveira, J. Semiao, L. Teixeira, M. Santos, J. Teixeira</i>	
On The Functional Test Of MESI Controllers	13
<i>E. Sanchez, M. Reorda</i>	

SESSION 2: DESIGN & SYNTHESIS FOR TESTABILITY, AUTOMATIC TEST GENERATION

Scan Chain Configuration Method for Broadcast Decompressor Architecture	19
<i>M. Chloupek, O. Novak</i>	
Programmable Sensor for On-line Checking of Signal Integrity in FPGA-based Systems Subject to Aging Effects	24
<i>M. Vales, J. Freijedo, M. Moure, J. Rodriguez-Andina, J. Semiao, F. Vargas, I. Teixeira, J. Teixeira</i>	
Test Power Reduction via Deterministic Alignment of Stimulus and Response Bits	31
<i>S. Almukhaizim, E. Quraishi, O. Sinanoglu</i>	
Functional Test Generation for the pLRU Replacement Mechanism of Embedded Cache Memories	37
<i>W. Perez, E. Sanchez, M. Reorda, A. Tonda, J. Medina</i>	

SESSION 3: INDUSTRIAL EXPERIENCE, PROCESS CONTROL AND MEASUREMENTS

Testing in an Agile Product Development Environment: An Industry Experience Report	43
<i>A. Santos, B. Karlsson, A. Cavalcante, I. Correia, E. Silva</i>	
Automated Testing of Embedded Automotive Systems from Requirement Specification Models	49
<i>S. Siegl, K. Hielscher, R. German, C. Berger</i>	
Modular And Adaptative Test-Bed For Infrared Photodetectors	55
<i>L. Faria, L. Nohra, N. Gomes, F. Alves</i>	

SESSION 4: PROCESS VARIATION, FAULT MODELING AND ANALYSIS

Modeling the Effect of Process Variations on the Timing Response of Nanometer Digital Circuits	61
<i>J. Freijedo, J. Semiao, J. Rodriguez-Andina, F. Vargas, I. Teixeira, J. Teixeira</i>	
Error-Resilient Design of Branch Predictors for Effective Yield Improvement	66
<i>S. Almukhaizim, O. Sinanoglu</i>	

SESSION 5: FAULT-TOLERANCE IN HW/SW

Adaptive Approach to Tolerate Multiple Faulty Links in Network-on-Chip	72
<i>A. Kologeski, C. Concatto, L. Carro, F. Kastensmidt</i>	
Reliability Enhancement via Sleep Transistors	78
<i>F. Torres, C. Comelius, D. Timmermann</i>	
A Fault-Tolerant Service Discovery Protocol for Emergency Search and Rescue Missions	84
<i>J. Kniess, O. Loques, C. Albuquerque</i>	
Timing Issues for an Efficient Use of Concurrent Error Detection Codes	90
<i>R. Bastos, G. Natale, M. Flottes, B. Rouzeyre</i>	

SESSION 6: FAULT INJECTION AND SIMULATION

Methodology and Platform for Fault Co-emulation	96
<i>J. Sarmiento, F. Fernandez</i>	
Communication Fault Injection for Multi-Protocol Java Applications Testing	102
<i>C. Menegotto, T. Weber</i>	
Using an FPGA-based Fault Injection Technique to Evaluate Software Robustness Under SEEs: A Case Study	108
<i>M. Portela-Garcia, A. Lindoso, L. Entrena, M. Garcia-Valderas, C. Lopez-Ongil, B. Pianta, L. Poehls, F. Vargas</i>	

SESSION 7: HDL-BASED IC DESIGN AND FAULT MODELING

Mutation Analysis for SystemC Designs at TLM	114
<i>V. Guarnieri, N. Bombieri, G. Pravadelli, F. Fummi, H. Hantson, J. Raik, M. Jenihhin, R. Ubar</i>	
SystemsC-AMS High-level Modeling of Linear Analog Blocks with Power Consumption Information	120
<i>L. Bousquet, F. Cenni, E. Simeu</i>	
A Cache Based Algorithm to Predict HDL Modules Faults	126
<i>J. Nacif, T. Silva, L. Vieira, A. Vieira, A. Fernandes, C. Coelho Jr.</i>	

SPECIAL SESSION 1: LOW-POWER AND THERMAL-AWARE DESIGN AND TEST

3D Thermal-Aware Floorplanner for Many-core Single-chip Systems	129
<i>D. Cuesta, J. Risco-Martin, J. Ayala, D. Aienza</i>	
Behavioral-Level Thermal- and Aging-Estimation Flow	135
<i>S. Rosinger, W. Nebel, M. Metzdorf, D. Helms</i>	
A New Built-In Current Sensor Scheme to Detect Dynamic Faults in Nano-Scale SRAMs	141
<i>F. Lavratti, A. Calimera, L. Bolzani, F. Vargas, E. Macii</i>	
Studying The Influence Of Chip Temperatures On Timing Integrity	147
<i>A. Timar, M. Rencz</i>	
NBTI-Aware Data Allocation Strategies for Scratchpad Memory Based Embedded Systems	152
<i>C. Ferri, D. Papagiannopoulou, R. Bahar, A. Calimera</i>	

SPECIAL SESSION 2: ANALOG AND MIXED-SIGNAL TEST AND DIAGNOSIS

An Improved OBT Strategy For Untuned Continuous-Time Analog Filters	158
<i>P. Petrashin, C. Dualibe</i>	
Test and Calibration of MEMS Convective Accelerometers with a Fully Electrical Setup	163
<i>A. Rezik, F. Azais, N. Dumas, F. Mailly, P. Nouet</i>	
Testing Linear and Non-Linear Analog Circuits using Moment Generating Functions	169
<i>S. Sindia, V. Agrawal, V. Singh</i>	
Investigating the Effects of Transient Faults in Programmable Capacitor Arrays	175
<i>T. Balen, G. Cardoso, O. Goncalves, M. Lubaszewski</i>	

SPECIAL SESSION 3: DESIGN OF ICS FOR ELECTROMAGNETIC ROBUSTNESS

Prediction of Long-Term Immunity of a Phase-Locked Loop	181
<i>A. Boyer, S. Dhia, B. Li, C. Lemoine, B. Vrignon</i>	
IC Immunity Modeling Process Validation Using On-Chip Measurements	187
<i>S. Dhia, A. Boyer, B. Vrignon, M. Deobarro</i>	
First Studies of the Impact of Dose Radiation on the Electromagnetic Susceptibility of Bipolar Transistors	193
<i>S. Jarrix, L. Dusseau, N. Chatry, P. Hoffmann, A. Doridant, A. Blain, T. Dubois, J. Raoult, P. Calvel</i>	
Impact of RF-Based Fault Injection in Pierce-type Crystal Oscillators under EMC Standard Tests in Microcontrollers	197
<i>A. Olmos, A. Boas, E. Silva, J. Silva, R. Maltione</i>	
Configurable Platform for IC Combined Tests of Total-Ionizing Dose Radiation and Electromagnetic Immunity	205
<i>J. Benfica, L. Poehls, F. Vargas, J. Lipovetzky, A. Lutenberg, S. Garcia, E. Gatti, F. Hernandez, N. Calazans</i>	

SPECIAL SESSION 4: RADIATION EFFECTS ON ICS

Analysis Of SEU Parameters For The Study Of SRAM Cells Reliability Under Radiation	211
<i>K. Castellani-Coulie, J. Portal, G. Micolau, H. Aziza</i>	
Neutron Detection in Atmospheric Environment through Static and Dynamic SRAM-Based Test Bench	216
<i>L. Dilillo, P. Rech, J. Galliere, P. Girard, F. Wrobel, F. Saigne</i>	
Designing and Analyzing a SpaceWire Router IP for Soft Errors Detection	222
<i>J. Tarrillo, R. Chipana, E. Chielle, F. Kastensmidt</i>	
Robustness with Respect to SEUs fo a Self-converging Algorithm.....	228
<i>R. Velazco, G. Foucard, F. Pancher, W. Mansour, G. Marques-Costa, D. Sohler, A. Bui</i>	
Impact of SEU Configurations on a SRAM Cell Response at Circuit Level.....	233
<i>G. Micolau, H. Aziza, K. Castellani-Coulie, J. Portal</i>	

SPECIAL SESSION 5: DESIGN AND TEST OF RELIABLE SOFTWARE FOR EMBEDDED SYSTEMS

An Approach for Clustering Test Data	238
<i>A. Lenz, A. Pozo, S. Vergilio</i>	
Evaluating Test Reuse of a Software Product Line Oriented Strategy	244
<i>W. Assuncao, D. Trindade, T. Colanzi, S. Vergilio</i>	
Evaluating the Efficiency of Data-flow Software-based Techniques to Detect SEEs in Microprocessors.....	250
<i>J. Azambuja, A. Lapolli, M. Altieri, F. Kastensmidt</i>	

SPECIAL SESSION 6: DESIGN VERIFICATION/VALIDATION METHODS AND TOOLS

A TLM-Based Approach To Functional Verification Of Hardware Components At Different Abstraction Levels	256
<i>A. Kamkin, M. Chupilko</i>	
Evaluating Coverage Collection Using the VEasy Functional Verification Tool Suite	262
<i>S. Pagliarini, P. Haacke, F. Kastensmidt</i>	
Formally Verifying an RTOS Scheduling Monitor IP Core in Embedded Systems	268
<i>C. Castro, M. Strum, W. Chau, F. Vargas</i>	
Hybrid Verification of Temporal Properties in Hardware Dependent Software	274
<i>D. Lettmin, W. Rosenstiel</i>	
Functional Verification of Logic Modules for a Gigabit Ethernet Switch	280
<i>J. Tonfat, G. Neuberger, R. Reis</i>	

KEYNOTE

Testing For Faults, Looking For Defects	284
<i>V. Agrawal</i>	
Author Index	