

# **2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2011)**

**Chennai, India  
4 – 6 July 2011**



**IEEE Catalog Number: CFP11179-PRT  
ISBN: 978-1-4577-0803-9**

# 2011 IEEE Computer Society Annual Symposium on VLSI

## ISVLSI 2011

### Table of Contents

<b>Welcome Message from the Symposium Chairs</b> .....	xiii
<b>Committee Lists</b> .....	xiv
<b>Program Committee</b> .....	xv
<b>Keynote Addresses</b> .....	xvii

---

#### **Session M1A: FPGAs**

Feasibility Study of Using the RF Interconnects in Large FPGAs to Improve Routing Tracks Usage .....	1
<i>Adel Dokhanchi, Ali Jahanian, Esfandiar Mehrshahi, and M. Taghi Teimoori</i>	
High Level Power Estimation Models for FPGAs .....	7
<i>Avinash Lakshminarayana, Sumit Ahuja, and Sandeep Shukla</i>	
The Study of a Dynamic Reconfiguration Manager for Systems-on-Chip .....	13
<i>Matthias Kuehnle, Alisson Brito, Christoph Roth, Konstantinos Dagas, and Juergen Becker</i>	

#### **Session M1B: Three-Dimensional ICs**

A Low-Overhead Fault-Aware Deflection Routing Algorithm for 3D Network-on-Chip .....	19
<i>Chaochao Feng, Minxuan Zhang, Jinwen Li, Jiang Jiang, Zhonghai Lu, and Axel Jantsch</i>	
Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical Links .....	25
<i>Florian Darve, Abbas Sheibanyrad, Pascal Vivet, and Frédéric Pétrot</i>	
Optimizing Test Wrapper for Embedded Cores Using TSV Based 3D SOCs .....	31
<i>Surajit Kumar Roy, Chandan Giri, Sourav Ghosh, and Hafizur Rahaman</i>	

#### **Session M2A: Nanoelectronics**

Effect of Gate-S/D Underlap, Asymmetric and Independent Gate Features in the Minimization of Short Channel Effects in Nanoscale DGMOSFET .....	37
<i>Ramesh Vaddi, S. Dasgupta, and R.P. Agarwal</i>	

Asymmetric Drain Underlap Schottky Barrier SOI MOSFET for Low-Power High Performance Nanoscale CMOS Circuits .....	43
<i>Ganesh C. Patil and S. Qureshi</i>	
An Efficient Design Technique for High Performance Dynamic Feedthrough Logic with Enhanced Noise Tolerance .....	49
<i>Shashank Parashar, Chaudhry Indra Kumar, and Manisha Pattanaik</i>	
<b>Session M2B: Network-on-Chips</b>	
A DRAM Centric NoC Architecture and Topology Design Approach .....	54
<i>Ciprian Seiculescu, Srinivasan Murali, Luca Benini, and Giovanni De Micheli</i>	
A Method for Integrating Network-on-Chip Topologies with 3D ICs .....	60
<i>M. Pawan Kumar, Anish S. Kumar, Srinivasan Murali, Luca Benini, and Kamakoti Veezhinathan</i>	
A NoC Traffic Suite Based on Real Applications .....	66
<i>Weichen Liu, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Wei Zhang, Mahdi Nikdast, and Zhehui Wang</i>	
<b>Session M3A: Mixed Signal Design</b>	
500 MHz Delay Locked Loop Based 128-bin, 256 ns Deep Analog Memory ASIC “Anusmriti” .....	72
<i>Menka Sukhwani, V.B. Chandratre, Megha Thomas, C.K. Pithawa, and Vangmayee Sharda</i>	
A 16-Gbps 9mW Transmitter with FFE in 90nm CMOS Technology for Off-Chip Communication .....	78
<i>S.R. Sant, S.S. Waikar, M. Dave, M. Shojaei Baghini, and D.K. Sharma</i>	
A Response Surface Method for Design Space Exploration and Optimization of Analog Circuits .....	84
<i>Arnab Khawas, Amitava Banerjee, and Siddhartha Mukhopadhyay</i>	
<b>Session M3B: Placement</b>	
A New Wirelength Model for Analytical Placement .....	90
<i>B.N.B. Ray and Shankar Balachandran</i>	
Relay-Race Algorithm: A Novel Heuristic Approach to VLSI/PCB Placement .....	96
<i>Yiqiang Sheng, Atsushi Takahashi, and Shuichi Ueno</i>	
Statistical Timing-Based Post-Placement Leakage Recovery .....	102
<i>Evrklis Kounalakis, Christos P. Sotiriou, and Vassilis Zebilis</i>	

## **Session T1A: VLSI Circuits**

A Proposed Output Buffer at 90 nm Technology with Minimum Signal Switching Noise at 83.3MHz .....	108
<i>Arnab K. Biswas, A. Bulusu, and S. Dasgupta</i>	
Design of a Low Power, High Speed Complementary Input Folded Regulated Cascode OTA for a Parallel Pipeline ADC .....	114
<i>Manas Kumar Hati and Tarun K. Bhattacharyya</i>	

## **Session T1B: Reversible Logic**

ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization .....	120
<i>Robert Wille, Hongyan Zhang, and Rolf Drechsler</i>	
Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures .....	126
<i>Matthew Morrison and Nagarajan Ranganathan</i>	

## **Session T2A: Clock Network Design**

A Low-Power Low-Skew Current-Mode Clock Distribution Network in 90nm CMOS Technology .....	132
<i>Naveen Kumar Kancharapu, Marshnil Dave, Veerraju Masimukkula, Maryam Shojaei Baghini, and Dinesh Kumar Sharma</i>	
A Hybrid RF/Metal Clock Routing Algorithm to Improve Clock Delay and Routing Congestion .....	138
<i>Zohre Mohammadi-Arfa and Ali Jahanian</i>	
Layer-Aware Design Partitioning for Vertical Interconnect Minimization .....	144
<i>Ya-Shih Huang, Yang-Hsiang Liu, and Juinn-Dar Huang</i>	

## **Session T2B: Verification**

Requirement Evolution Management: A Systematic Approach .....	150
<i>Ansuman Banerjee</i>	
Equivalence Checking of Array-Intensive Programs .....	156
<i>C. Karfa, K. Banerjee, D. Sarkar, and C. Mandal</i>	
Application of Formal Methods for System-Level Verification of Network on Chip .....	162
<i>Vinitha Arakkonam Palaniveloo and Arcot Sowmya</i>	

## Session T3A: Low Power 1

A Markov Performance Model for Buffered Protocol Design .....	170
<i>Jing Cao and Albert Nymeyer</i>	
Low Power Motion Estimation with Probabilistic Computing .....	176
<i>Charvi Dhoot, Vincent J. Mooney, Lap Pui Chau, and Shubhajit Roy Chowdhury</i>	
Low Power Probabilistic Floating Point Multiplier Design .....	182
<i>Aman Gupta, Satyam Mandavalli, Vincent J. Mooney, Keck-Voon Ling, Arindam Basu, Henry Johan, and Budianto Tandianus</i>	

## Session T3B: Physical Design

TSV-aware Scan Chain Reordering for 3D IC .....	188
<i>Ayan Datta, Charudhattan Nagarajan, and Susmita Sur Kolay</i>	
Mitigating Partitioning, Routing, and Yield Concerns in 3D ICs by Multiplexing TSVs .....	194
<i>Michael Buttrick and Sandip Kundu</i>	
Lithography Constrained Placement and Post-Placement Layout Optimization for Manufacturability .....	200
<i>Nishant Dhumane, Sudheendra K. Srivathsa, and Sandip Kundu</i>	

## Session W1A: Interconnect

A Simulation Based Buffer Sizing Algorithm for Network on Chips .....	206
<i>Anish S. Kumar, M. Pawan Kumar, Srinivasan Murali, V. Kamakoti, Luca Benini, and Giovanni De Micheli</i>	
Minimization of Circuit Delay and Power through Gate Sizing and Threshold Voltage Assignment .....	212
<i>Shuzhe Zhou, Hailong Yao, Qiang Zhou, and Yici Cai</i>	
Enhanced Redundant via Insertion with Multi-via Mechanisms .....	218
<i>Ting-Feng Chang, Tsang-Chi Kan, Shih-Hsien Yang, and Shanq-Jang Ruan</i>	

## Session W1B: Security

Design of Unique and Reliable Physically Unclonable Functions Based on Current Starved Inverter Chain .....	224
<i>Raghavan Kumar, Vinay C. Patil, and Sandip Kundu</i>	
Impact of Circuit Degradation on FPGA Design Security .....	230
<i>Han-Wei Chen, Suresh Srinivasan, Yuan Xie, and Vijaykrishnan Narayanan</i>	
Towards Resilient Micro-architectures: Datapath Reliability Enhancement Using STT-MRAM .....	236
<i>Karthik Swaminathan, Ravindhiran Mukundrajan, Niranjan Soundararajan, and Vijaykrishnan Narayanan</i>	

## Session W2A: Emerging Trends

Metallic-CNT and Non-uniform CNTs Tolerant Design of CNFET-based Circuits Using Independent N2-Transistor Structures .....	242
<i>Behnam Ghavami, Mohsen Raji, and Hossein Pedram</i>	
On Screening Reliability Using Lithographic Process Corner Information Gleaned from Tester Measurements .....	248
<i>Vikram B. Suresh, Priyamvada Vijayakumar, and Sandip Kundu</i>	
Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip .....	254
<i>Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, and Weichen Liu</i>	

## Session W2B: System Level Synthesis

A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC .....	260
<i>Weichen Liu, Jiang Xu, Xuan Wang, Yu Wang, Wei Zhang, Yaoyao Ye, Xiaowen Wu, Mahdi Nikdast, and Zhehui Wang</i>	
Characterizing the L1 Data Cache's Vulnerability to Transient Errors in Chip-Multiprocessors .....	266
<i>Li Tang, Shuai Wang, Jie Hu, and Xiaobo Sharon Hu</i>	
AIFSP: An Adaptive Instruction Flow Stream Processor .....	272
<i>Yaohua Wang, Shuming Chen, Jianghua Wan, Kai Zhang, and Shenggang Chen</i>	

## Session W3A: Low Power 2

A Novel Binding Algorithm to Reduce Critical Path Delay During High Level Synthesis .....	278
<i>Sharad Sinha, Udit Dhawan, Siew Kei Lam, and Thambipillai Srikanthan</i>	
Power Efficient Multiplexer Using DLDFD Synchronous Counter .....	284
<i>P. Rajshekar and M. Malathi</i>	
A Novel Evolutionary Technique for Multi-objective Power, Area and Delay Optimization in High Level Synthesis of Datapaths .....	290
<i>D.S. Harish Ram, M.C. Bhuvaneswari, and S.M. Logesh</i>	

## Session W3B: High Level Synthesis

Improved Memory Architecture for Multicarrier Faster-than-Nyquist Iterative Decoder .....	296
<i>Deepak Dasalukunte, Fredrik Rusek, and Viktor Öwall</i>	
Application-Specific Energy Optimization of General-Purpose Datapath Interconnect .....	301
<i>Babak Hidaji, Salar Alipour, Kasyab P. Subramanian, and Per Larsson-Edefors</i>	
Design and Complexity Analysis of Reed Solomon Code Algorithm for Advanced RAID System in Quaternary Domain .....	307
<i>Varun Vasudevan, Vinay Sheshadri, Sivarama Krishnan R., and Vasundara Patel K.S.</i>	

## Poster Session MP1

Verification of Register Transfer Level Low Power Transformations .....	313
<i>C. Karfa, C. Mandal, and D. Sarkar</i>	
Gate Sizing Minimizing Delay and Area .....	315
<i>Gracieli Posser, Guilherme Flach, Gustavo Wilke, and Ricardo Reis</i>	
A Group-Preferential Parallel-Routing Algorithm for Cross-Referencing Digital Microfluidic Biochips .....	317
<i>Pranab Roy, Rajesh Mandal, Hafizur Rahaman, and Parthasarathi Dasgupta</i>	
Post-Synthesis Circuit Techniques for Runtime Leakage Reduction .....	319
<i>Seetal Pothuri, Nitin Chandrachoodan, and V. Kamakoti</i>	
A Global Optimization for Scan Chain Insertion at the RT-level .....	321
<i>Lilia Zaourar, Yann Kieffer, and Chouki Aktouf</i>	
High Speed Convolution and Deconvolution Using Urdhva Triyagbhyam .....	323
<i>Rashmi K. Lomte and P.C. Bhaskar</i>	

## Poster Session MP2

A Design of Experiment Based Approach to Variance Optimal Design of CMOS OpAmp .....	325
<i>Arnab Khawas and Siddhartha Mukhopadhyay</i>	
An Analytical Drain Current Model for Short-Channel Triple-Material Double-Gate MOSFETs .....	327
<i>Harshit Agnihotri, Abhishek Ranjan, Pramod Kumar Tiwari, and S. Jit</i>	
Design to Introduce On-chip Fine Tunability in Analog Active Inductor .....	329
<i>Garima Kapur, Kapil Bhola, and C.M. Markan</i>	
On the Potentials of FinFETs for Asynchronous Circuit Design .....	331
<i>Fataneh Jafari, Mahdi Mosaffa, and Siamak Mohammadi</i>	
Modeling Study of Impact of Surface Roughness on Flicker Noise in MOSFET .....	333
<i>Prafulla Galphade and Rasika Dhavse</i>	

## Poster Session WP1

Application Mapping onto Mesh Structured Network-on-Chip Using Particle Swarm Optimization .....	335
<i>Pradip Kumar Sahu, Putta Venkatesh, Sunilraju Gollapalli, and Santanu Chattopadhyay</i>	
Preprocessing-Based Run-Time Mapping of Applications on NoC-based MPSoCs .....	337
<i>Samarth Kaushik, Amit Kumar Singh, and Thambipillai Srikanthan</i>	
A Design Space Exploration Methodology for Application Specific MPSoC Design .....	339
<i>Amit Kumar Singh, Akash Kumar, and Thambipillai Srikanthan</i>	

Flexible Router Placement with Link Length and Port Constraints for Application-Specific Network-on-Chip Synthesis .....	341
<i>Soumya J., Putta Venkatesh, and Santanu Chattopadhyay</i>	
Intelligent On/Off Link Management for On-chip Networks .....	343
<i>Andreas G. Savva, Theocharis Theocharides, and Vassos Soteriou</i>	

## Poster Session WP2

Low-Power, Energy-Efficient Full Adder for Deep-Submicron Design .....	345
<i>Mallikarjuna Rao Nimmagadda and Ajit Pal</i>	
Efficient VLSI Architectures for the Hadamard Transform Based on Offset-Binary Coding and ROM Decomposition .....	347
<i>B. Sandeep Kumar, Vikramkumar Pudi, and K. Sridharan</i>	
A Prefix Based Reconfigurable Adder .....	349
<i>Chetan Kumar V., Sai Phaneendra P., S. Ershad Ahmed, Sreehari Veeramachaneni, N. Moorthy Muthukrishnan, and M.B. Srinivas</i>	
Architectures for Simultaneous Coding and Encryption Using Chaotic Maps .....	351
<i>Amit Pande, Joseph Zambreno, and Prasant Mohapatra</i>	
Low Power Asynchronous Sigma-Delta Modulator Using Hysteresis Level Control .....	353
<i>Anita Arvind Deshmukh, Raghevendra Deshmukh, and Rajendra Patrikar</i>	

## Session: PhD Forum

Power-Efficient Inter-Layer Communication Architectures for 3D NoC .....	355
<i>Amir-Mohammad Rahmani, Khalid Latif, Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen</i>	
Design and Evaluation of Mesh-of-Tree Based Network-on-Chip for Two- and Three-Dimensional Integrated Circuits .....	357
<i>Santanu Kundu and Santanu Chattopadhyay</i>	
Design and Implementation of Iterative Decoder for Faster-than-Nyquist Signaling Multicarrier Systems .....	359
<i>Deepak Dasalukunte, Fredrik Rusek, John B. Anderson, and Viktor Öwall</i>	
Synthesis of Analog IC Building Blocks .....	361
<i>Alpana Agarwal and Chandra Shekhar</i>	
Design and Analysis of Pairing Based Cryptographic Hardware for Prime Fields .....	363
<i>Santosh Ghosh</i>	
Study and Analysis of Power Optimization Techniques for Embedded Systems .....	365
<i>G. Indumathi and K.V. Ramakrishnan</i>	
Next Generation Smart Home Systems Using Hardware Acceleration Techniques .....	367
<i>David Fuschelberger, Ioannis Pyrounakis, Tasos Dagiuklas, Nikolaos S. Voros, and Carlos Ribeiro</i>	



Architectural Synthesis Frameworks on Distributed Register-File Microarchitecture Family .....	369
<i>Chia-I Chen and Juinn-Dar Huang</i>	
Thermal Analysis of Advanced 3D Stacked Systems .....	371
<i>Kameswar Rao Vaddina, Amir-Mohammad Rahmani, Khalid Latif, Pasi Liljeberg, and Juha Plosila</i>	
<b>Author Index</b> .....	<b>373</b>