

# **Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems – MIXDES 2011**

**Gliwice, Poland  
16 – 18 June 2011**



**IEEE Catalog Number: CFP11MIX-PRT  
ISBN: 978-1-4577-0304-1**

# Table of Contents

Preface .....	3
Table of Contents .....	7
<b>General Invited Papers</b>	
Design and Technology of High-Power Silicon Devices .....	17
<i>J. VOBECKÝ (Czech Tech. Univ. Prague, CZECH REPUBLIC)</i>	
NeoSilicon Based Nanoelectromechanical Information Devices .....	23
<i>S. ODA (Tokyo Inst. of Techn., JAPAN)</i>	
Technology Challenges in Silicon Devices Beyond the 16 nm Node .....	27
<i>M. ÖSTLING, J. LUO, V. GUDMUNDSSON, P.-E. HELLSTRÖM, B.G. MALM (Royal Inst. of Techn., SWEDEN)</i>	
<b>Biomedical Engineering</b>	
Automatic Image Contrast Enhancement Method for Liver Vasculature Detection .....	35
<i>M. RUDZKI (Silesian Univ. of Techn., POLAND)</i>	
Center of Pressure Trajectory Segmentation for Postural Stability Analysis .....	39
<i>J. FIOŁKA, Z. KIDON (Silesian Univ. of Techn., POLAND)</i>	
CMOS Circuit for Detection of Neural Impulses .....	44
<i>A. JAROSZ, K. ZARASKA, J. WAŚOWSKI (Institute of Electron Techn., POLAND)</i>	
CT Images Processing as One of the Stages in Knee Joint Alloarthroplasty .....	48
<i>P. ZARYCHTA, J. KAWA (Silesian Univ. of Techn., POLAND)</i>	
Liver Surface Deformation Model for Minimally Invasive Surgery .....	52
<i>M. BUGDOL, J. CZAJKOWSKA (Silesian Univ. of Techn., POLAND)</i>	
Quantitative Tumour Tissue Measurements in Subjects with High-Grade Gliomas .....	56
<i>P. SZWARC, J. KAWA, E. PIĘTKA (Silesian Univ. of Techn., POLAND)</i>	
<b>Compact Modelling for Diagnostics and Design of Nanoscaled Analog ICs</b>	
Adaptive EPFL-EKV Long and Short Channel MOS Device Models for Qucs, SPICE and Modelica Circuit Simulation .....	65
<i>M. BRINSON, H. NABIJOU (London Metropolitan Univ., UK)</i>	
Analysis of Selected Methods for CMOS Integrated Circuit Design for Yield Optimization .....	71
<i>M. YAKUPOV, D. TOMASZEWSKI (Institute of Electron Techn., POLAND)</i>	
Closed-Form Expressions for the Coupling Capacitance Computation Between Through Silicon Vias and Interconnects for 3D ICs .....	77
<i>Y. BONTZIOS, M. DIMOPOULOS, A. HATZOPOULOS (Aristotle Univ. Thessaloniki, GREECE)</i>	
Enhanced NQS Lauritzen Diode Model .....	82
<i>L. SOCHOVA, P. BETAK, J. PLOJHAR (ON Semiconductor, CZECH REPUBLIC)</i>	
Figure-of-Merit for Optimizing the Current-Efficiency of Low-Power RF Circuits .....	85
<i>A. MANGLA (EPFL, SWITZERLAND), C. ENZ (EPFL and CSEM, SWITZERLAND), J.-M. SALLESE (EPFL, SWITZERLAND)</i>	
Inversion Factor Based Design Methodology Using the EKV MOS Model .....	90
<i>A. AJBL, M. PASTRE, M. KAYAL (EPFL, SWITZERLAND)</i>	

Modeling of Parasitic Phenomena in Trench Technology .....	95
<i>D. PREJDA, J. SLEZAK, S. BANAS (ON Semiconductor, CZECH REPUBLIC)</i>	
Modelling of Silicided and Blocked Poly-Si Resistors in 90 nm CMOS with the CMC-R2 Model .....	99
<i>B. LANDGRAF (Infineon Techn. Austria AG, AUSTRIA), A. VUJASIN (Tech. Univ. Graz, AUSTRIA), B. ANKELE (Infineon Techn. Austria AG, AUSTRIA)</i>	
MOSFET Modeling for Simulation, Design and Optimization of Infrared CMOS Image Sensors Working at Cryogenic Temperature .....	103
<i>P. MARTIN, F. GUELLEC (LETI, FRANCE)</i>	
PMOS Drain-Bulk Connected Loads for Subthreshold Source-Coupled Logic .....	107
<i>I. CHLIS, M. BUCHER (Tech. Univ. Crete, GREECE)</i>	
Using the Light-impact Model for p-type and n-type Poly-TFT in Circuits .....	113
<i>N. PAPADOPOULOS, A. HATZOPOULOS (Aristotle Univ. Thessaloniki, GREECE), D. PAPAKOSTAS (Alexander Techn. &amp; Edu. Inst. Thessaloniki, GREECE), R. PICOS (Univ. Illes Balears, SPAIN), C. DIMITRIADIS (Aristotle Univ. Thessaloniki, GREECE)</i>	

## **VESTIC: New VLSI Technology, Devices and Circuits**

A Compact Model of VeSFET Capacitances .....	121
<i>D. KASPROWICZ (Warsaw Univ. of Techn., POLAND)</i>	
A Study on Cell-Level Routing for VeSFET Circuits .....	127
<i>M. MAREK-SADOWSKA, X. QIU (Univ. California, USA)</i>	
Junction Vertical Slit Field-Effect Transistor (JVeSFET) - Compact DC Model .....	133
<i>A. PFITZNER, M. STANIEWSKI, M. STRZYGA (Warsaw Univ. of Techn., POLAND)</i>	
Towards Circuit Design Using VeSFETs .....	139
<i>M. PASTRE, F. KRUMMENACHER, M. KAYAL (EPFL, SWITZERLAND)</i>	
Twin Gate, Vertical Slit FET (VeSFET) for Highly Periodic Layout and 3D Integration .....	145
<i>W. MALY (Carnegie Mellon Univ., USA), N. SINGH, Z. CHEN, N. SHEN, X. LI (A*STAR, SINGAPORE), A. PFITZNER, D. KASPROWICZ, W. KUŹMICZ (Warsaw Univ. of Techn., POLAND), Y.-W. LIN, M. MAREK-SADOWSKA (Univ. California, USA)</i>	
Vertical-Slit Field-Effect Transistor (VeSFET) - Design Space Exploration and DC Model .....	151
<i>A. PFITZNER (Warsaw Univ. of Techn., POLAND)</i>	

## **xTCA for Instrumentation**

Module Management Controller for MicroTCA-based Controller Board .....	159
<i>P. PEREK, A. MIELCZAREK, P. PRĘDKI, D. MAKOWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
uTCA-based Controller .....	165
<i>A. MIELCZAREK, D. MAKOWSKI, G. JABŁOŃSKI, A. NAPIERALSKI, P. PEREK, P. PRĘDKI (Tech. Univ. Łódź, POLAND), T. JEŻYŃSKI, F. LUDWIG, H. SCHLARB (DESY, GERMANY)</i>	
AMC Vector Modulator for the LLRF System .....	171
<i>K. CZUBA, S. BOU HABIB, D. SIKORA (Warsaw Univ. of Techn., POLAND)</i>	
Automated Generation of FRU Devices Inventory Records for xTCA Devices .....	175
<i>J. WYCHOWANIAK, P. PEREK, D. MAKOWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
EPICS-based Visualisation and Control in DAQ Systems .....	180
<i>P. PRĘDKI, A. PIOTROWSKI, M. ORLIKOWSKI, T. KOZAK, G. JABŁOŃSKI, D. MAKOWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	

Low Phase Noise PLL Based LO Generation Module for Femtosecond Precision RF Field Detection .....	184
<i>Ł. ZEMBALA, K. CZUBA (Warsaw Univ. of Techn., POLAND), M. HOFFMANN, F. LUDWIG, H.-C. WEDDIG (DESY, GERMANY), M. ŻUKOCIŃSKI (Warsaw Univ. of Techn., POLAND)</i>	
Performance Optimisation in Software for Data Acquisition Systems .....	189
<i>A. PIOTROWSKI, M. ORLIKOWSKI, T. KOZAK, P. PRĘDKI, G. JABŁOŃSKI, D. MAKOWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	

## 1 Design of Integrated Circuits and Microsystems

A 10-bit 3MS/s Low-power Charge Redistribution ADC in 180nm CMOS for Neural Application .....	197
<i>P. OTFINOWSKI, P. GRZYBÓŚ, R. KŁECZEK (AGH Univ. of Science and Techn., POLAND)</i>	
A Flexible Winner Takes All Neural Network with the Conscience Mechanism Realized on Microcontrollers .....	201
<i>T. TALAŚKA (Univ. of Techn. and Life Sciences, POLAND), P. PRZEDWOJSKI (Tieto Poland Sp. z o.o., POLAND), R. DŁUGOSZ (Univ. of Techn. and Life Sciences, POLAND and CMOS Emerging Technologies Inc., CANADA)</i>	
A High-performance VLSI Architecture of 2D DWT Processor for JPEG2000 Encoder .....	206
<i>M. STAWORKO (Warsaw Univ. of Techn. and Evatronix, POLAND), D. MODRZYK (Evatronix, POLAND)</i>	
A New Resistor-less Current-mode Sinusoidal Quadrature Oscillator Using CCCIs .....	212
<i>S.N. SONGKLA, W. JAIKLA (Suan Sunandha Rajabhat Univ., THAILAND), B. SREEWIROTE (Thonburi University, THAILAND)</i>	
A Polyphase Comb Filter Using Interlaying Multiplexers for High-Speed Single-Bit Sigma-Delta Modulators .....	216
<i>S. ABDOLLAHVAND, J. GOES, N. PAULINO, B. NOWACKI, L. GOMES (UNINOVA, PORTUGAL)</i>	
A Self-Biased Ring Oscillator with Quadrature Outputs Operating at 600 MHz in 130nm CMOS Technology .....	221
<i>A. SILVA, D. CAVALHEIRO, S. ABDOLLAHVAND (Univ. Nova Lisboa, PORTUGAL), L. OLIVEIRA (CTS-UNINOVA, PORTUGAL), M. FIGUEIREDO, J. GOES (Univ. Nova Lisboa, PORTUGAL)</i>	
A Simplified Design of a MOSFET-only Wideband Gilbert Cell .....	225
<i>E. ORTIGUEIRA, I. BASTOS (Univ. Nova Lisboa, PORTUGAL), L. OLIVEIRA (CTS-UNINOVA, PORTUGAL), J. OLIVEIRA, J. GOES (Univ. Nova Lisboa, PORTUGAL)</i>	
A Voltage Reference with On-Chip Trimmable Temperature Coefficient and Offset Voltage .....	231
<i>D. GRUBER, G. HILBER, T. OSTERMANN (Johannes Kepler Univ. Linz, AUSTRIA)</i>	
Adjustable Trapezoidal Waveform Generator with Edge-Rounding Ability .....	237
<i>M. JANKOWSKI, G. JABŁOŃSKI (Tech. Univ. Łódź, POLAND)</i>	
An Application of a N-P Switch for a Construction of Current-mode Gates .....	243
<i>R. ŁUCZAK (Tech. Univ. Koszalin, POLAND)</i>	
An Automatically Generated VHDL-Code of a Delta-Sigma-Modulator .....	248
<i>R. SPILKA, W. LINKESCH, T. OSTERMANN (Johannes Kepler Univ. Linz, AUSTRIA)</i>	
An Effective SAT-Solving Mechanism with Backtrack Controlled by FDL .....	252
<i>A. PUŁKA (Silesian Univ. of Techn., POLAND)</i>	
An FPGA Implementation of the Asynchronous Programmable Neighborhood Mechanism for WTM Self-Organizing Map .....	258
<i>R. DŁUGOSZ, M. KOLASA (Univ. of Techn. and Life Sciences, POLAND), M. SZULC (Poznań Univ. of Techn., POLAND)</i>	
An Open-loop Clock Generator for Fast Frequency Scaling in 65nm CMOS Technology .....	264
<i>S. HÖPPNER, S. HENKER, H. EISENREICH, R. SCHÜFFNY (Tech. Univ. Dresden, GERMANY)</i>	
Analog Filters for Audio Frequency Range Based on Current Starved CMOS Inverter .....	270
<i>W. MACHOWSKI, J. GODEK (AGH Univ. of Science and Techn., POLAND)</i>	
Analysis and the Design of a First - Order $\Delta\Sigma$ Modulator Using Very Incomplete Settling .....	274
<i>B. NOWACKI, N. PAULINO, J. GOES (UNINOVA, PORTUGAL)</i>	

CMOS Low-Dropout Regulator with Improved Time Response .....	279
<i>G. BLAKIEWICZ (Gdańsk Univ. of Techn., POLAND)</i>	
Considerations on Incremental Approach to Hardware Implementation of Smith-Waterman Algorithm .....	283
<i>A. PUŁKA, A. MILIK (Silesian Univ. of Techn., POLAND)</i>	
Current-Controlled Slew-Rate Adjustable Trapezoidal Waveform Generators for Low- and High-Voltage Applications .....	289
<i>M. JANKOWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Design and Tests of CMOS Phase-Locked Loop .....	295
<i>M. FRANKIEWICZ, A. GOŁDA, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
Design of a 10-bit 40 MS/s Pipelined ADC Using 1.5-bit with Current-Mode Reference Shifting .....	299
<i>J. PACHECO, N. PAULINO, M. FIGUEIREDO, J. GOES (CTS-UNINOVA, PORTUGAL)</i>	
Development of an ASIC for 2-D Readout of Gas Electron Multiplier Detectors .....	303
<i>W. DĄBROWSKI, T. FIUTOWSKI, B. MINDUR, P. WIĄCEK, A. ZIELIŃSKA (AGH Univ. of Science and Techn., POLAND)</i>	
DVB-CSA Encryption in Digital Hardware .....	309
<i>P.M. SZECÓWKA, P.W. MARUCHA (Wrocław Univ. of Techn., POLAND)</i>	
Electronically Controllable First-order Current-mode Allpass Filter Using CCCIs and Its Application .....	314
<i>P. SINGTHONG (Silpakorn University, THAILAND), M. SIRIPRUCHYANUN (KMUTNB, THAILAND), W. JAIKLA (Suan Sunandha Rajabhat Univ., THAILAND)</i>	
Fast Hybrid Pixel Detectors with Continuous Read in Deep Submicron and 3D Technologies .....	319
<i>P. MAJ, P. GRYBOŚ, R. SZCZYGIEŁ (AGH Univ. of Science and Techn., POLAND)</i>	
FPGA Implementation of 8-bit RISC Microcontroller for Embedded Systems .....	323
<i>R. GAŁ, A. GOŁDA, M. FRANKIEWICZ, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
FPGA Implementation of the Predator-prey Algorithm with Adrenalin Boost Based on a Third-generation of Spiking Neural Network .....	329
<i>I. KAROŃ, K. GUGAŁA, J. POCHMARA, A. RYBARCZYK (Poznań Univ. of Techn., POLAND)</i>	
Improved Efficiency in the CMOS Cross-Connected Bridge Rectifier for RFID Applications .....	334
<i>H. RABÉN, J. JOHANSSON, J. BORG (Luleå Univ. of Techn., SWEDEN)</i>	
Integrated Control Unit for Wireless Recording of Brain Activity .....	340
<i>M. ŻOŁĄDŹ, R. SZCZYGIEŁ, P. OTFINOWSKI, P. GRYBOŚ (AGH Univ. of Science and Techn., POLAND)</i>	
Low Noise and Low Power Multichannel Integrated Circuit for Recording Neural Spikes and LFP Signals .....	344
<i>P. KMON, M. ŻOŁĄDŹ, P. GRYBOŚ, R. SZCZYGIEŁ (AGH Univ. of Science and Techn., POLAND)</i>	
Low Noise Micro-Power Chopper Amplifier For MEMS Gas Sensor .....	348
<i>J. NEBHEN (Aix-Marseille Univ., FRANCE and School of Sfax, TUNISIA), S. MEILLÈRE (Aix-Marseille Univ., FRANCE), M. MASMOUDI (School of Sfax, TUNISIA), J.-L. SEGUIN, H. BARTHELEMY, K. AGUIR (Aix-Marseille Univ., FRANCE)</i>	
Low Voltage Low Power Analog Multipliers Based on CMOS Inverters .....	352
<i>W. MACHOWSKI, J. JASIELSKI (AGH Univ. of Science and Techn., POLAND)</i>	
Oscillator Noise Budget for ADC Systems .....	358
<i>T. DOMINGUES, J. FERNANDES (INESC-ID/IST, PORTUGAL), L. OLIVEIRA (CTS-UNINOVA, PORTUGAL)</i>	
Quasi Settled Switched Capacitor Integrator .....	362
<i>S. KORKMAZ, G. DUNDAR (Bogazici Univ., TURKEY)</i>	
Test of a Majority-based Reversible (Quantum) 4 bits Ripple-carry Adder in Adiabatic Calculation .....	368
<i>S. BURIGNAT, A. DE VOS (Ghent Univ., BELGIUM)</i>	
The Design of Low Power Low Noise High Speed CMOS Readout Front-end Electronics for Silicon Strip Detectors .....	374
<i>R. KŁECZEK, P. GRYBOŚ, P. OTFINOWSKI (AGH Univ. of Science and Techn., POLAND)</i>	

Towards a $g_m/I_D$ Design Methodology for Polymer-based Organic Thin Film Transistors .....	379
<i>F. ZANELLA (CSEM and EPFL, SWITZERLAND), A. VON MÜHLENEN, Z. SZAMEL, G. NISATO (CSEM, SWITZERLAND), C. ENZ (CSEM and EPFL, SWITZERLAND), J.-M. SALLESE (EPFL, SWITZERLAND)</i>	
Voltage Controllable Oscillator Based on Current Amplifiers and Voltage Buffer .....	384
<i>R. ŠOTNER, J. SLEZAK, B. SEVCIK, Z. KINCL (Brno Univ. of Techn., CZECH REPUBLIC), T. DOSTAL (College of Polytechnics Jihlava, CZECH REPUBLIC), M. BASTA (Secondary Industrial School Trebic, CZECH REPUBLIC)</i>	

## 2 Thermal Issues in Microelectronics

CCD Thermoreflectance for Thermal Characterization of Optoelectronic Devices .....	393
<i>D. PIERŚCIŃSKA, K. PIERŚCIŃSKI, M. BUGAJSKI (Institute of Electron Techn., POLAND)</i>	
Extraction of Structural Information from Thermal Impedance Measurements in Time Domain .....	398
<i>F. MASANA (Tech. Univ. Catalunya, SPAIN)</i>	

## 3 Analysis and Modelling of ICs and Microsystems

2D Analytical Framework for Compact Modeling of the Electrostatics in Undoped DG MOSFETs .....	405
<i>M. SCHWARZ, T. HOLTJ, A. KLOES (Tech. Hochschule Mittelhessen, GERMANY), B. IÑÍGUEZ (Univ. Rovira i Virgili, SPAIN)</i>	
A Fast and Accurate SystemC-AMS Model for PLL .....	411
<i>K. MA, R. VAN LEUKEN (Tech. Univ. Delft, THE NETHERLANDS), M. VIDOJKOVIC, J. ROMME (Holst Centre, THE NETHERLANDS), S. RAMPU (Decawave, IRELAND), H. PFLUG, L. HUANG, G. DOLMANS (Holst Centre, THE NETHERLANDS)</i>	
A Low Spurious Level Fractional-N Frequency Divider Based on a DDS-like Phase Accumulation Operation .....	417
<i>J.J. JUYON, I. BURCIU, T. BORR (LAAS, FRANCE), S. THURIES (Axess Europe, FRANCE), E. TOURNIER (LAAS, FRANCE)</i>	
A Matrix-based Voltage Range Estimation Method Using Linearized Operating Points .....	422
<i>J. GÖRNER, S. HÖPPNER, S. HENKER, R. SCHÜFFNY (Tech. Univ. Dresden, GERMANY), A. GRAUPNER (ZMD AG, GERMANY)</i>	
A Multi-domain Electrostatic Actuator Design Tool Based on Analytical Models .....	428
<i>C. MAJ, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND), M. OLSZACKI, M. AL-BAHRI, P. PONS (Univ. Toulouse, FRANCE)</i>	
Automated Substrate Resistance Extraction in Nanoscale VLSI by Exploiting a Geometry-based Analytical Model .....	432
<i>Y. BONTZIOS, M. DIMOPOULOS, A. HATZOPOULOS (Aristotle Univ. Thessaloniki, GREECE)</i>	
Behavior Identification in the Real Electronic Circuits .....	438
<i>J. PETRZELA, Z. HRUBOS, T. GÖTTTHANS (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
Combining Various Modeling Techniques for Power Electronic Systems in Automotive Applications .....	442
<i>H. NIEMIEC, M. SZELEST (Delphi, POLAND)</i>	
Development of Wide-Band Geometry Dependent RF Planar Spiral Inductor SPICE Model .....	446
<i>E. GADJEVA, M. HRISTOV, V. DUREV (Tech. Univ. Sofia, BULGARIA)</i>	
Hall Effect Sensors Performance Investigation Using Three-Dimensional Simulations .....	450
<i>M.-A. PAUN (EPFL, SWITZERLAND), J.-M. SALLESE, M. KAYAL (EPFL, SWITZERLAND)</i>	
Non-linear Modelling of Resolve Time in D-Latch Circuits .....	456
<i>P.Z. WIECZOREK, L.J. OPALSKI (Warsaw Univ. of Techn., POLAND)</i>	
Physics-Based Modeling of Nonplanar Nanodevices (FinFETs) and Their Response to Radiation .....	460
<i>M. TUROWSKI, A. RAMAN (CFDRC, USA), W. XIONG (SEMATECH, AMD, USA)</i>	
Smart Gain Partitioning for Noise - Linearity Trade-Off Optimization in Multi-Standard Radio Receivers .....	466
<i>S. SPIRIDON, F. SPIRIDON, C. DAN, M. BODEA (POLITEHNICA Univ. Bucharest, ROMANIA), F. OPT'EYNDE (Audax Tech. Ltd., BELGIUM)</i>	

Verilog-A Model of a High-k HfO <sub>2</sub> -Ta <sub>2</sub> O <sub>5</sub> Capacitor .....	470
<i>G. ANGELOV, N. BONEV, R. RUSEV, M. HRISTOV (Tech. Univ. Sofia, BULGARIA), A. PASKALEVA, D. SPASSOV (Inst. Solid State Physics, BAS, BULGARIA)</i>	

## 4 Testing and Reliability

Analysis of Operation of Ring LFSR Used for Testing of Unidirectional Interleaved Interconnections .....	479
<i>K. GUCWA, T. GARBOLINO, A. HŁAWICZKA (Silesian Univ. of Techn., POLAND)</i>	
An Analogue Electronic Circuits Specification Driven Testing with the Use of Time Domain Response's Features .....	485
<i>P. JANTOS, T. GOLONEK, J. RUTKOWSKI (Silesian Univ. of Techn., POLAND)</i>	
Estimating Performance Penalty for Various Fault-tolerant Techniques in Multicore Processors .....	490
<i>P. ZAJĄC, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Fault Diagnosis of Analog Electronic Circuits with Tolerances in Mind .....	496
<i>Ł. CHRUSZCZYK (Silesian Univ. of Techn., POLAND)</i>	
On-chip Jitter Measurement Architecture Using a Delay-Locked Loop with Vernier Delay Line, to the Order of Giga Hertz .....	502
<i>S. ABDEL-HAFEEZ (Jordan Univ. of Sci. &amp; Techn., JORDAN), S. HARB (Univ. Florida, USA), K. LEE (Analog Chip Corp., CHINA)</i>	
Selected Solutions in Printed Circuit Boards for Silicon Detector Readout Integrated Circuits Testing .....	507
<i>K. KASIŃSKI (AGH Univ. of Science and Techn., POLAND)</i>	
Simple Method for Test Frequency Selection Using Tolerance Analysis .....	511
<i>Z. KINCL, Z. KOLKA, R. ŠOTNER (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
The Use of Specialized Multi-Band Stimuli for Analog Circuits Testing .....	516
<i>T. GOLONEK, P. JANTOS, D. GRZECHCA (Silesian Univ. of Techn., POLAND)</i>	
Trainer 1149: a Boundary Scan Simulation Bundle for Labs .....	520
<i>A. JUTMAN (Tallinn Univ. of Techn., ESTONIA), S. DEVADZE, K. SHIBIN, V. ROSIN (Testonica Lab, ESTONIA), R. UBAR (Tallinn Univ. of Techn., ESTONIA)</i>	

## 5 Power Electronics

Application of Photovoltaics for Daytime Indoor Lighting .....	529
<i>W. MARAŃDA, M. PIOTROWICZ (Tech. Univ. Łódź, POLAND)</i>	
Impedance Analysis of EMI Filter Circuitry Used for Estimation of the Spurious Components and Boundings .....	533
<i>J. DŘÍNOVSKÝ, J. ZACHAR, Z. KEJÍK, V. RUZEK (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
Model of EMI Filter for Asymmetrical Measurement Setup in Standard Method .....	537
<i>J. ZACHAR, Z. KEJÍK, J. DŘÍNOVSKÝ (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
Novel SPICE Dynamic Model of SiC Merged PiN Schottky Diodes .....	541
<i>M. ZUBERT, Ł. STARZAK, G. JABŁOŃSKI, M. NAPIERALSKA, M. JANICKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Permanent Magnet Synchronous Motor Control Driver .....	545
<i>T. RUDNICKI, R. CZERWIŃSKI, A. FRECHOWICZ (Silesian Univ. of Techn., POLAND)</i>	
Power Consumption Measurements on Portable PC's .....	549
<i>M. CORNIL (Univ. College Ghent, BELGIUM), L. COLMAN, G. DE MEY (Ghent Univ., BELGIUM)</i>	
Single Clock Charge Pump Designed in 0.35µm Technology .....	552
<i>M.A. ANSARI, W. AHMAD, S.R. SIGNELL (Royal Inst. of Techn., SWEDEN)</i>	
SPICE Modelling of PFC Controller .....	557
<i>K. GÓRECKI, J. ZARĘBSKI (Gdynia Maritime Univ., POLAND)</i>	

Technology and Electrical Design of IGBT .....	562
<i>I. SHELIBAK, V. NELAYEV, A. ARTAMONOV (Belarusian State Univ. of Informatics and Radioel., BELARUS)</i>	

## 6 Signal Processing

Adaptive Time-Domain Pre-Emphasis Technique for Multi-Gigabit VLSI Systems .....	567
<i>B. SEVCIK, L. BRANCIK, M. KUBIČEK, R. ŠOTNER (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
An Algorithm for the Computation of Undesirable Phase Offsets in the Blind Phase Correction Method .....	572
<i>G. DZIWOKE (Silesian Univ. of Techn., POLAND)</i>	
Analysis of Hindmarsh-Rose Neuron Model and Novel Circuitry Realisation .....	576
<i>T. GÖTTTHANS, Z. HRUBOS, J. PETRZELA (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
Application of Fuzzy Kernel Ho-Kashyap Classifier to Speaker Verification .....	581
<i>A. DUSTOR (Silesian Univ. of Techn., POLAND)</i>	
Calculation of Second-Order Symbolic Sensitivity by Using Nullor Model and Modified Coates Flow Graph .....	587
<i>I. ASENOVA (Univ. of Transport, BULGARIA)</i>	
Efficient Use of Graphics Cards in Implementation of Parallel Image Processing Algorithms .....	592
<i>F. MISIOREK, M. STANKIEWICZ, P. PAWŁOWSKI, A. DĄBROWSKI (Poznań Univ. of Techn., POLAND)</i>	
FBAR Filter with Asymmetric Frequency Response and Improved Selectivity and Passband Width .....	596
<i>I. UZUNOV (Tech. Univ. Sofia, BULGARIA), D. GAJDAJIEV (Smartcom BG AD, BULGARIA), V. YANTCHEV (Uppsala Univ., SWEDEN)</i>	
Genetic Algorithms in Gyration-Capacitor Filters .....	602
<i>P. KATARZYŃSKI, S. SZCZĘSNY, M. MELOSİK, M. NAUMOWICZ, A. HANDKIEWICZ (Poznań Univ. of Techn., POLAND)</i>	
Logic Simulation Acceleration Based on GPU .....	608
<i>Z. YUXUAN, W. TINGCUN, K. YAOWEN, F. XIAOYA, Z. MENG, Z. LILI (Northwestern Polytech. Univ., CHINA)</i>	
Parallel Simulations of Stochastic Denritic Neurons Using NVIDIA GPU with CUDA C .....	614
<i>K. GUGAŁA, A. FIGAS, A. JURKOWLANIEC, A. RYBARCZYK (Poznań Univ. of Techn., POLAND)</i>	

## 7 Embedded Systems

Model Checking of Control Interpreted Petri Nets .....	621
<i>I. GROBELNA, M. ADAMSKI (Univ. Zielona Góra, POLAND)</i>	
Modelling of Signals Handling with Alvis .....	627
<i>M. SZPYRKA, P. MATYASIK, R. MRÓWKA, L. KOTULSKI (AGH Univ. of Science and Techn., POLAND)</i>	
Power Processing Circuits for Wireless Sensor Nodes Utilizing Energy Harvested from Mechanical Vibrations .....	632
<i>B. PEKOSŁAWSKI, P. KRASIŃSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Priority Inversion Detection in Alvis Models .....	638
<i>J. BANIEWICZ (Delphi, POLAND), M. SZPYRKA (AGH Univ. of Science and Techn., POLAND)</i>	
SystemC Hardware-Software Design and Simulation Platform Based on AMBA Bus .....	644
<i>A. PUŁKA, Ł. GOLLY, A. MILIK (Silesian Univ. of Techn., POLAND)</i>	

## 8 Medical Applications

Computer-aided Approach to Evaluation of Burn Wounds .....	653
<i>W. TYLMAN, M. JANICKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	



ECG Signal Processing for Deceleration Capacity Assessment .....	657
<i>M. KAMIŃSKI, J. CHŁAPIŃSKI, B. SAKOWICZ, R. KOTAS, A. NAPIERAŁSKI (Tech. Univ. Łódź, POLAND)</i>	
Silicon Photomultiplier as Fluorescence Light Detector .....	663
<i>Ł. MIK (AGH Univ. of Science and Techn. and SHVS Tarnow, POLAND), W. KUCEWICZ, J. BARSZCZ, M. SAPOR, S. GŁĄB (AGH Univ. of Science and Techn., POLAND)</i>	
The System Supporting the Clinical Observation of Eyeball Movements .....	667
<i>A. JURKOWLANIEC, T. DYBIZBAŃSKI, M. SZULC (Poznań Univ. of Techn., POLAND), S. MICHALAK (Poznań Univ. of Medical Sciences, POLAND), A. FIGAS, K. GUGAŁA, A. RYBARCZYK (Poznań Univ. of Techn., POLAND)</i>	

## 9 Student Projects

A New, Low Cost, Precise Measurement Card for Testing of Ultra-low Power Analog ASICs .....	675
<i>J. DAŁECKI (Star Projekt-Lech Starczak, , POLAND), T. TALAŚKA, R. DŁUGOSZ (Univ. of Techn. and Life Sciences, POLAND)</i>	
CTCD - Complex Tracking Circuit Design .....	680
<i>J. POCHMARA, J. PAŁASIEWICZ, P. SZABLATA (Poznań Univ. of Techn., POLAND)</i>	
FOMCON: Fractional-Order Modeling and Control Toolbox for MATLAB .....	684
<i>A. TEPLJAKOV, E. PETLENKOV, J. BELIKOV (Tallinn Univ. of Techn., ESTONIA)</i>	
Four Channels Data Acquisition System for Silicon Photomultipliers .....	690
<i>M. BASZCZYK, P. DOROSZ, W. KUCEWICZ, M. SAPOR (AGH Univ. of Science and Techn., POLAND)</i>	
Two Equivalent Circuit Realizations of the Ueda's Oscillator .....	694
<i>Z. HRUBOS, T. GÖTTTHANS, J. PETRZELA (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
Index of Authors .....	699