

2011 IEEE International Conference on Application- Specific Systems, Architectures and Processors

(ASAP 2011)

**Santa Monica, California, USA
11-14 September 2011**



**IEEE Catalog Number: CFP11063-PRT
ISBN: 978-1-4577-1291-3**

Table of Contents

ASAP 2011 — 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors

Message from the Conference Chairs	viii
Conference Organizers	ix
Program Committee	x
External Referees	xii
Keynotes	
Era of Customization and Specialization	3
<i>Jason Cong</i>	
More Than 50 Years of Parallel Processing and Still No Easy Path to Speedup	4
<i>Michael Flynn</i>	
Architectures for Green Routers	5
<i>Viktor K. Prasanna</i>	
Session 1: Reconfigurable Systems	
CusComNet: A Customisable Network for Reconfigurable Heterogeneous Clusters	9
<i>Stewart Denholm, Kuen Hung Tsoi, Peter Pietzuch, and Wayne Luk</i>	
Address Generation Scheme for a Coarse Grain Reconfigurable Architecture	17
<i>Muhammad Ali Shami and Ahmed Hemani</i>	
Accelerating Vision and Navigation Applications on a Customizable Platform	25
<i>Jason Cong, Beayna Grigorian, Glenn Reinman, and Marco Vitanza</i>	
Session 2: Computer Arithmetic and Algorithms	
A High-Performance, Low-Power Linear Algebra Core	35
<i>Ardavan Pedram, Andreas Gerstlauer, and Robert A. van de Geijn</i>	
A Decimal Floating-Point Fused Multiply-Add Unit with a Novel Decimal Leading-Zero Anticipator	43
<i>Ahmet Akkaş and Michael J. Schulte</i>	
Longest Prefix Match and Updates in Range Tries	51
<i>Ioannis Sourdis and Sri Harsha Katamaneni</i>	
Session 3: System Profiling	
Low-Cost Hardware Profiling of Run-Time and Energy in FPGA Embedded Processors	61
<i>Mark Aldham, Jason Anderson, Stephen Brown, and Andrew Canis</i>	
TimeTrial: A Low-Impact Performance Profiler for Streaming Data Applications	69
<i>Joseph M. Lancaster, E. F. Berkley Shands, Jeremy D. Buhler, and Roger D. Chamberlain</i>	

Session 4: Multi-Core Processors and Networks

System-Level Design Space Exploration for Dedicated Heterogeneous Multi-Processor Systems _____	79
<i>Luigi Pomante</i>	

Decentralized Dynamic Resource Management Support for Massively Parallel Processor Arrays _____	87
<i>Vahid Lari, Andriy Narovlyansky, Frank Hannig, and Jürgen Teich</i>	

Hybrid Data Structure for IP Lookup in Virtual Routers Using FPGAs _____	95
<i>Oğuzhan Erdem, Hoang Le, Viktor K. Prasanna, and Cüneyt F. Bazlamaççı</i>	

Session 5: Communication Systems

An Area-Efficient LDPC Decoder for Multi-Standard with Conflict Resolution _____	105
<i>Changsheng Zhou, Yunlong Ge, Xubin Chen, Yun Chen, and Xiaoyang Zeng</i>	

High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder _____	113
<i>Guohui Wang, Yang Sun, Joseph R. Cavallaro, and Yuanbin Guo</i>	

Energy-Efficient Floating-Point Arithmetic for Software-Defined Radio Architectures ____	122
<i>Syed Zohaib Gilani, Nam Sung Kim, and Michael J. Schulte</i>	

Session 6: GPUs and Accelerators

On the Performance of GPU Public-Key Cryptography _____	133
<i>Samuel Neves and Filipe Araujo</i>	

Exploiting Structural Redundancy of SIMD Accelerators for their Built-In Self-Testing/Diagnosis and Reconfiguration _____	141
<i>Alessandro Strano, Davide Bertozzi, Arnaud Grasset, and Sami Yehia</i>	

Accelerating the Photon Mapping Algorithm and its Hardware Implementation _____	149
<i>Shawn Singh, Seung hyun Pan, and Miloš D. Ercegovac</i>	

Session 7: Image Processing

A Low Power Fault-Tolerance Architecture for the Kernel Density Estimation Based Image Segmentation Algorithm _____	161
<i>Peng Li and David J. Lilja</i>	

Instruction Set Extension for High Throughput Disparity Estimation in Stereo Image Processing _____	169
<i>Christian Banz, Carsten Dolar, Fabian Cholewa, and Holger Blume</i>	

Low Energy Motion Estimation via Selective Aproximations _____	176
<i>Yunus Emre and Chaitali Chakrabarti</i>	

Session 8: FPGA Applications

An FPGA Architecture for Solving the Table Maker's Dilemma _____	187
<i>Florent de Dinechin, Jean-Michel Muller, Bogdan Pasca, and Alexandru Plesco</i>	

Next-Generation Massively Parallel Short-Read Mapping on FPGAs _____	195
<i>Oliver Knodel, Thomas B. Preußer, and Rainer G. Spallek</i>	
An FPGA-based Real-Time Nonuniformity Correction System for Infrared Focal Plane Arrays _____	202
<i>Rodolfo Redlich, Gonzalo Carvajal, and Miguel Figueroa</i>	
Posters	
Efficient Custom Instruction Enumeration for Extensible Processors _____	211
<i>Chenglong Xiao and Emmanuel Casseau</i>	
IP-XACT Extensions for Reconfigurable Computing _____	215
<i>Razvan Nane, Sven van Haastregt, Todor Stefanov, Bart Kienhuis, Vlad Mihai Sima, and Koen Bertels</i>	
An Integrated Development Toolset and Implementation Methodology for Partially Reconfigurable System-on-Chips _____	219
<i>Abelardo Jara-Berrocal and Ann Gordon-Ross</i>	
Cooperative Multitasking for Heterogeneous Accelerators in the Linux Completely Fair Scheduler _____	223
<i>Tobias Beisel, Tobias Wiersema, Christian Plessl, and André Brinkmann</i>	
Optimal Design-Space Exploration of Streaming Applications _____	227
<i>Shobana Padmanabhan, Yixin Chen, and Roger D. Chamberlain</i>	
Stack Data Management for Limited Local Memory (LLM) Multi-core Processors _____	231
<i>Ke Bai, Aviral Shrivastava, and Saleel Kudchadker</i>	
An Energy Efficient Adaptive Event Detection Scheme for Wireless Sensor Network _____	235
<i>Zheng Zhou and Gang Qu</i>	
Architecture Model for Approximate Tandem Repeat Detection _____	239
<i>Tomáš Martínek and Matej Lexa</i>	
Design of a High Performance FPGA Based Fault Injector for Real-Time Safety-Critical Systems _____	243
<i>Marko Miklo, Carl R. Elks, and Ronald D. Williams</i>	
Domain-Specific Processor with 3D Integration for Medical Image Processing _____	247
<i>Jason Cong, Karthik Guruaj, Muhuan Huang, Sen Li, Bingjun Xiao, and Yi Zou</i>	
A Parallel k -Partition Method to Perform Montgomery Multiplication _____	251
<i>João Carlos Néto, Alexandre Ferreira Tenca, and Wilson Vicente Ruggiero</i>	
A Residue Logarithmic Number System ALU Using Interpolation and Cotransformation _____	255
<i>Mark G. Arnold, Ioannis Kouretas, and Vassilis Paliouras</i>	
Design and Implementation of a Belief Propagation Detector for Sparse Channels _____	259
<i>Yanjie Peng, Kai Zhang, Andrew G. Klein, and Xinming Huang</i>	
Author Index _____	263