

2011 Proceedings of the European Solid-State Device Research Conference

(ESSDERC 2011)

**Helsinki, Finland
12-16 September 2011**



**IEEE Catalog Number: CFP11543-PRT
ISBN: 978-1-4577-0707-0**

ESSDERC 2011 Table of Contents

JOINT PLENARY

The European Nano-electronics Roadmap	No Paper
Andreas Wild <i>Eniac, Germany</i>	
Analog Design Trends & Challenges in 28 and 20nm CMOS Technology	1
Pierre Dautriche <i>STMicroelectronics, France</i>	
Circuit Design in Organic Semiconductors Technologies.....	5
Paul Heremans ³ , Wim Dehaene ¹ , M. Steyaert ⁴ , K. Myny ³ , Hagen Marien ⁴ , J. Genoe ³ , G. Gelinck ² , Erik van Veenendaal ⁵ <i>¹ESAT/K.U.Leuven & imec, Belgium; ²Holst Centre/TNO, Netherlands; ³IMEC, Belgium; ⁴Katholieke Universiteit Leuven, Belgium; ⁵Polymer Vision, Netherlands</i>	
Photonics - Electronics Integration on CMOS.....	13
Laurent Fulbert ¹ , Jean-Marc Fedeli ² <i>¹CEA-LETI, France; ²CEA/LETI, France</i>	
Nanotechnology with Graphene, Nanotubes and Diamond-Like Carbon	No Paper
Andrea Ferrari <i>Cambridge University, United Kingdom</i>	
Brain-machine Interfaces as the New Frontier in Extreme Miniaturization.....	19
Jan Rabaey <i>University of California, Berkeley, United States</i>	

ESSDERC Plenary

High-k / Metal Gate Innovations Enabling Continued CMOS Scaling.....	25
Martin Frank <i>IBM T.J. Watson Research Center, United States</i>	
Fundamentals and current status of steep-slope tunnel field-effect transistors	34
Alan Seabaugh <i>University of Notre Dame, United States</i>	
Current Status on GaN Based RF-Power Devices.....	36
Tetsuzo Ueda, Tsuyoshi Tanaka, Daisuke Ueda <i>Panasonic Corp., Japan</i>	

ESSCIRC Plenary

Multimode-Multiband Transceivers for Next Generation of Wireless Communications	42
Aarno Pärssinen <i>Renesas Mobile Corporation, Finland</i>	
Wireless Medical Implant Technology - Recent Advances and Future Developments.....	54
Peter Bradley <i>Zarlink Semiconductors, United States</i>	
DC-DC Converters: From Discrete Towards Fully Integrated CMOS.....	59
Michiel Steyaert ³ , Tom Van Breussegem ¹ , Hans Meyvaert ² , P. Callemeyn ³ , M. Wens ³ <i>¹K.U.Leuven, Belgium; ²Katholieke Universiteit Leuven, Belgium; ³KU Leuven, Belgium</i>	

A3L-B Advanced Gate Engineering

Date: Tuesday, September 13, 2011

Time: 11:20 - 13:00

Room: Room 24

Chair(s): Jüriaan Schmitz; *University of Twente, Netherlands*

Per-Erik Hellström; *KTH Kungliga Tekniska Högskolan, Sweden*

Metal Inserted Poly-Si with High Temperature Annealing for Achieving EOT of 0.62nm in La-Silicate MOSFET..... 67

Takamasa Kawanago, Yeonghun Lee, Kuniyuki Kakushima, Parhat Ahmet, Kazuo Tsutsui, Akira Nishiyama, Nobuyuki Sugii, Kenji Natori, Takeo Hattori, Hiroshi Iwai

Tokyo Institute of Technology, Japan

Thermally Robust Atomic Layer Deposited ZrO₂ Gate Dielectric Films Upon the Post-Deposition Annealing 71

Hyung-Suk Jung³, Hyo Kyeom Kim³, Sang Young Lee³, Nae-In Lee², Tae Joo Park¹, Cheol Seong Hwang³

¹*Hanyang University, South Korea*; ²*Samsung Electronics Co., South Korea*; ³*Seoul National University, South Korea*

Impact of Oxidation and Reduction Annealing on the Electrical Properties of Ge/La₂O₃/ZrO₂ Gate Stacks..... 75

Christoph Henkel², Per-Erik Hellström², Mikael Östling², Ole Bethge¹, Michael Stöger-Pollach³, Emmerich Bertagnolli¹

¹*Institute for Solid State Electronics, Vienna, Austria*; ²*KTH Royal Institute of Technology, Sweden*;

³*University Center for TEM, Vienna, Austria*

The Study of Flat-Band Voltage Shift Using Arsenic Ion-Implantation with High-k/Metal Inserted Poly Si Gate Stacks..... 79

Beomyong Kim², Yunhyuck Ji¹, Seungmi Lee¹, Bongseok Jeon¹, Keejeung Lee¹, Kwon Hong¹, Sungki Park¹

¹*Hynix Semiconductor, South Korea*; ²*Hynix Semiconductor Inc., South Korea*

Atomic Layer Deposition of 25-nm-Thin Sidewall Spacer for FinFET Performance..... 83

Kazuhiko Endo¹, Takashi Matsukawa², Yuki Ishikawa², Yongxun Liu², Shin-Ichi O'Uchi², Kunihiro Sakamoto², Junichi Tsukada², Hiromi Yamauchi², Meishoku Masahara²

¹*Advanced Industrial Science and Technology, Japan*; ²*AIST, Japan*

A3L-C Emerging Memory Technologies

Date: Tuesday, September 13, 2011

Time: 11:20 - 13:00

Room: Room 22

Chair(s): Andrea Lacaita; *Politecnico di Milano, Italy*

Barbara De Salvo; *CEA/LETI, France*

Contact Resistance of TiW to Ultra-Thin Phase Change Material Layers..... 87

Deepu Roy¹, Johan Klootwijk², Dirk Gravesteijn¹, Rob Wolters¹

¹*NXP Semiconductors, Netherlands*; ²*Philips Research, Netherlands*

Physical and Electrical Characterization of Germanium or Tellurium Rich Ge_xTe_{1-x} for Phase Change Memories..... 91

Gabriele Navarro², Nikolai Pashkov², Jean-Claude Bastien², Manan Suri², Luca Perniola¹, Véronique Sousa¹, Sylvain Maitrejean², Alain Persico¹, Anne Roule², Alain Toffoli¹, Gilles Reimbold², Barbara de Salvo¹, Olivier Faynot³, P. Zuliani⁴, R. Annunziata⁴

¹*CEA - Leti - MINATEC Campus, France*; ²*CEA - LETI, MINATEC CAMPUS, France*; ³*CEA/LETI, France*; ⁴*STMicroelectronics, Italy*

Reset Current Reduction in Phase-Change Memory Cell Using a Thin Interfacial Oxide Layer..... 95
Quentin Hubert, Carine Jahan, Alain Toffoli, Luca Perniola, Véronique Sousa, Alain Persico, Jean-François Nodin, Helen Grampeix, François Aussenac, Barbara de Salvo
CEA - Leti - MINATEC Campus, France

First Demonstration of Phase Change Memory Device Using Solution Processed GeTe Nanoparticles 99
Rakesh Gnana David Jeyasingh², Marissa A. Caldwell², Delia J. Milliron¹, H.-S. Philip Wong²
¹*Lawrence Berkeley National Laboratory, United States;* ²*Stanford, United States*

Nanowire-Based RRAM Crossbar Memory with Metallic core-oxide Shell nanostructure..... 103
Carlo Cagli¹, Federico Nardi¹, Bruce Harteneck², Zhongkui Tan², Yuegang Zhang², Daniele Ielmini¹
¹*Politecnico di Milano, Italy;* ²*The Molecular Foundry, United States*

A4L-B Multigate and Ultra-thin Film Devices

Date: Tuesday, September 13, 2011

Time: 14:30 - 15:30

Room: Room 24

Chair(s): Thomas Ernst; *CEA/LETI, France*

Emmanuel Dubois; *Institut d'Electronique et de Microelectronique du Nord, France*

Comparative Study of Circuit Perspectives for Multi-Gate Structures at Sub-10nm Node 107
Jean-Luc Huguenin⁵, Joris Lacord⁵, Stephane Monfray⁴, Remi Coquand⁶, Thomas Skotnicki³, Gerard Ghibaudo¹, Frederic Boeuf²

¹*IMEP-LAHC, France;* ²*ST Microelectronics, France;* ³*STMicroelectronics, France;*

⁴*STMicroelectronics / CEA-Leti, France;* ⁵*STMicroelectronics / IMEP-LAHC, France;*

⁶*STMicroelectronics / IMEP-LAHC / CEA-Leti, France*

Parasitic Bipolar Impact in 32nm Undoped Channel Ultra-Thin BOX (UTBOX) and Biased Ground Plane FDSOI High-k/Metal Gate Technology 111

Claire Fenouillet-Beranger⁴, Pierre Perreau², Pierre Boulenc⁵, Lucie Tosti², Sebastien Barnola², François Andrieu², Olivier Weber², R. Beneyton⁵, C. Perrot⁵, C. de Buttet², F. Abbate⁵, Y. Campidelli⁵, L. Pinzelli⁵, P. Gouraud⁵, Alain Margain⁵, S. Peru⁵, Konstantin Bourdelle³, Bich-Yen Nguyen³, F. Boedt³, Olivier Faynot², Thomas Skotnicki⁵, Frederic Boeuf⁴, Thierry Poiroux¹

¹*CEA-LETI MINATEC Campus, France;* ²*CEA/LETI, France;* ³*SOITEC, France;* ⁴*ST Microelectronics, France;* ⁵*STMicroelectronics, France*

On the Efficiency of Stress Techniques in Gate-Last N-Type Bulk FinFETs..... 115
Geert Eneman¹, Nadine Collaert¹, Anabela Veloso¹, An De Keersgieter¹, Kristin De Meyer², Thomas Hoffmann¹

¹*imec, Belgium;* ²*IMEC & KULeuvenen, Belgium*

A4L-C MEMS and 3D Packaging

Date: Tuesday, September 13, 2011

Time: 14:30 - 15:30

Room: Room 22

Chair(s): Gaudenzio Meneghesso; *University of Padova, Italy*

Thomas Zimmer; *IMS-Bordeaux*

AlN-Based MEMS Devices for Vibrational Energy Harvesting Applications 119
Alessandro Bertacchini⁴, Stefano Scorcioni⁴, Denis Dondi⁴, Luca Larcher⁴, Paolo Pavan⁴, Maria Teresa Todaro², Adriana Campa², Giovanni Carretto², Simona Petroni¹, Adriana Passaseo², Massimo De Vittorio³

¹*Istituto Italiano di Tecnologia CBN-IIT-Arnesano, Italy;* ²*NNL, Istituto Nanoscienze-CNR, Italy;*

³*Università del Salento, Italy;* ⁴*University of Modena and Reggio Emilia, Italy*

Holed MEM Resonators with High Aspect Ratio, for High Accuracy Frequency Trimming..... 123
Yoan Civet³, Fabrice Casset¹, Jean-François Carpentier², Béatrice Icard¹, Jessy Bustos², François Leverd², Denis Mercier¹, Skandar Basrour³
¹CEA-LETI, France; ²ST Microelectronics, France; ³TIMA, France

3D Stack Packaging Solution for BAW Devices: 3D Packaging Demonstrator and RF Performance..... 127
Xiao Sun², G. Posada², B. Majeed², W. Zhang², W. De Raedt¹, C. Diekmann¹, C. Eggs¹, E. Schmidhammer¹
¹EPCOS, Germany; ²imec, Belgium

A4L-D Advancing TCAD Verification

Date: Tuesday, September 13, 2011
Time: 14:30 - 15:30
Room: Congress Hall B
Chair(s): Ray Huetting; *University of Twente, Netherlands*
David Esseni; *University of Udine, Italy*

TCAD Study of the Detection Mechanisms in Silicon Nanoribbon-Based Gas Sensors 131
Luca Silvestri¹, Susanna Reggiani⁵, Vikram Passi⁴, Florent Ravoux⁴, Emmanuel Dubois⁴, Jean-Pierre Raskin³, Simon Clavaguera², Alexandre Carella², Caroline Celle², Jean-Pierre Simonato²
¹ARCES - University of Bologna, Italy; ²CEA-Grenoble, LITEN/DTNM/LCRE, France; ³ICTEAM - Université Catholique de Louvain, Belgium; ⁴IEMN, France; ⁵University of Bologna, Italy

Understanding Device Performance by Incorporating 2D-Carrier Profiles from High Resolution Scanning Spreading Resistance Microscopy into Device Simulations..... 135
Aftab Nazir¹, Pierre Eyben¹, Trudo Clarysse¹, Geert Hellings¹, Andreas Schulze¹, Jay Mody¹, Kristin De Meyer², Wilfried Vandervorst¹
¹imec, Belgium; ²IMEC & KULeuvenen, Belgium

Challenges in TCAD Simulations of Tunneling Field Effect Transistors 139
Christian Kampen, Alexander Burenkov, Jürgen Lorenz
Fraunhofer IISB, Germany

A6L-B Reliability and Characterization Modelling

Date: Tuesday, September 13, 2011
Time: 17:00 - 18:20
Room: Room 24
Chair(s): Anthony O'Neill; *University of Newcastle, UK*

A Device Array for Efficient Bias-Temperature Instability Measurements 143
Takashi Sato, Tadamichi Kozaki, Hiroshi Tsutsui, Hiroyuki Ochi, Takumi Uezono
Kyoto University, Japan

A Compact NBTI Model for Accurate Analog Integrated Circuit Reliability Simulation..... 147
Elie Maricau¹, Leqi Zhang¹, Jacopo Franco², Philippe Roussel², Guido Groeseneken², Georges Gielen³
¹ESAT-MICAS KULeuven, Belgium; ²imec, Belgium; ³KU Leuven, Belgium

Impact of the Carrier Distribution Function on Hot-Carrier Degradation Modeling..... 151
Stanislav Tyaginov³, Ivan Starkov³, Christoph Jungemann², Hubert Enichlmair¹, Jong-Mun Park¹, Tibor Grasser³
¹AMS, Austria; ²RWTH Aachen, Germany; ³TU Wien, Austria

X-Ray Radiation Effect on CMOS Imagers with In-Pixel Buried-Channel Source Follower..... 155
Yue Chen², Jiaming Tan², Xinyang Wang¹, Adri Mierop⁴, Albert Theuwissen³
¹CMOSIS nv, Belgium; ²Delft University of Technology, Netherlands; ³Harvest Imaging, Belgium;
⁴Teledyne DALSA B.V., Netherlands

A6L-C Compact-Modeling Issues

Date: Tuesday, September 13, 2011
Time: 17:00 - 18:20
Room: Room 22
Chair(s): Jörgen Olsson; *Uppsala University, Sweden*
Tibor Grasser; *TU Vienna, Austria*

SPICE-Based Performance Analysis of Ultra-Low Voltage Si Nanowire CMOS Circuits 159
Chika Tanaka², Masumi Saitoh², Kensuke Ota², Ken Uchida¹, Toshinori Numata²
¹Tokyo Institute of Technology, Japan; ²Toshiba Corporation, Japan

A General Approach for Multivariate Statistical MOSFET Compact Modeling Preserving Correlations 163
André Lange¹, Christoph Sohrmann¹, Roland Jancke¹, Joachim Haase¹, Binjie Cheng³, Urban Kovac², Asen Asenov³
¹Fraunhofer Institute for Integrated Circuits, Germany; ²Gold Standard Simulations Ltd., United Kingdom; ³University of Glasgow, United Kingdom

Predictive Modeling of Parasitic Substrate Currents in High-Voltage Smart Power IC's 167
Fabrizio Lo Conte², Jean-Michel Sallese², Maher Kayal¹
¹EPFL, Switzerland; ²EPFL ELab, Switzerland

Large-Signal GaN HEMT Electro-Thermal Model with 3D Dynamic Description of Self-Heating 171
Mirko Bernardoni¹, Nicola Delmonte¹, Giovanna Sozzi¹, Roberto Menozzi²
¹Università di Parma, Italy; ²University of Parma, Italy

B3L-B Silicon Optoelectronics and Photonic Devices

Date: Wednesday, September 14, 2011
Time: 11:20 - 13:00
Room: Room 24
Chair(s): Gilles Dambrine; *Institut d'Electronique et de Microelectronique du Nord, France*
Gaudenzio Meneghesso; *University of Padova, Italy*

Light Emission Enhancement by Geometrical Scaling of Carrier Injectors in Si-Based LEDs..... 175
Giulia Piccolo¹, Vidhu Puliyankot¹, Alexey Kovalgin¹, Raymond Hueting³, Anco Heringa², Jurriaan Schmitz³
¹MESA Institute of Nanotechnology - University of Twente, Netherlands; ²NXP Research - Eindhoven, Netherlands; ³University of Twente, Netherlands

Low-Noise Single Photon Avalanche Diodes in 0.15 um CMOS Technology 179
Lucio Pancheri, David Stoppa
Fondazione Bruno Kessler, Italy

Optimized Silicon Photomultipliers with Optical Trenches 183
Roberto Pagano², Domenico Corso², Salvatore Lombardo², Sebania Libertino¹, Giuseppina Valvo⁴, Delfo Sanfilippo⁴, Alfio Russo⁴, Giorgio Fallica⁴, Alfio Pappalardo³, Paolo Finocchiaro³
¹CNR, Italy; ²CNR-IMM, Italy; ³INFN-LNS, Italy; ⁴STMicroelectronics, Italy

High-Speed PNP PIN Phototransistors in a 0.18 μm CMOS Process..... 187
Plamen Kostov, Wolfgang Gaberl, Horst Zimmermann
Vienna University of Technology, Austria

ALD High-k Layer Grating Couplers for Single and Double Slot On-Chip SOI Photonics 191
Maziar Naiini, Christoph Henkel, Gunnar Malm, Mikael Östling
KTH Royal Institute of Technology, Sweden

B3L-C SONOS, Flash and DRAM Technologies

Date: Wednesday, September 14, 2011

Time: 11:20 - 13:00

Room: Room 22

Chair(s): Andreas Schenk; *ETH, Switzerland*

Andrea Lacaita; *Politecnico di Milano, Italy*

Impact of Lateral Charge Migration on the Retention Performance of Planar and 3D SONOS Devices 195

Alessandro Maconi², Antonio Arreghini¹, Christian Monzio Compagnoni², Geert Van Den Bosch¹, Alessandro Sottocornola Spinelli², Jan Van Houdt¹, Andrea Leonardo Lacaita²

¹*imec, Belgium*; ²*Politecnico di Milano, Italy*

A Study on Poly-Si Thin-Film Transistor (TFT) SONOS Memory Cells with Source/Drain Engineering 199

Bing-Yue Tsui, Rui-Yao Lai

National Chiao-Tung University, Taiwan

Variability Analysis of Scaled Poly-Si Channel FinFETs and Tri-Gate Flash Memories for High Density and Low Cost Stacked 3D-Memory Application 203

Yongxun Liu², Takashi Matsukawa², Kazuhiko Endo¹, Shinichi Ouchi², Junichi Tsukada², Horomi Yamauchi², Yuki Ishikawa², Kunihiro Sakamoto², Meishoku Masahara², Takahiro Kamei³, Tetsuro Hayashida³, A. Ogura³

¹*Advanced Industrial Science and Technology, Japan*; ²*AIST, Japan*; ³*Meiji University, Japan*

Counter-Lightly-Doped-Drain (C-LDD) Structure for Multi-Level Cell (MLC) NOR Flash Memory Free of Drain Disturb 207

Yimao Cai, Xing Zhang, Ru Huang

Peking University, China

Novel 4F2 DRAM Cell with Vertical Pillar Transistor(VPT) 211

Hyunwoo Chung, Huijung Kim, Hyungi Kim, Kanguk Kim, Jiyoung Kim, Ki-Whan Song, Jiyoung Kim, Yong Chul Oh, Yoosang Hwang, Hyeongsun Hong, Gyo-Young Jin, Chilhee Chung

Samsung Electronics Co., South Korea

B5L-B New Channel FETs and Flexible Substrates

Date: Wednesday, September 14, 2011

Time: 15:30 - 16:30

Room: Room 24

Chair(s): Athanasios Dimoulas; *Demokritos, National Center of Scientific Research, Greece*

Thomas Skotnicki; *STMicroelectronics, France*

Ultra-Thin Flexible 100 V Chipfilm™ N-LDMOS 215

Ali Asif¹, Harald Richter³, Christoph Comtesse¹, Joachim Burghartz²

¹*IMS CHIPS, Germany*; ²*Institute for Microelectronics Stuttgart, Germany*; ³*Institute for Microelectronics Stuttgart (IMS CHIPS), Germany*

Self-Aligned S/D Regions for InGaAs MOSFETs 219

Lukas Czornomaz, Mario El Kazzi, Daniele Caimi, Philipp Mächler, Christophe Rossel, Mikael

Bjoerk, Chiara Marchiori, Jean Fompeyrine

IBM Zurich Research Laboratory, Switzerland

Transport Characterisation of Ge pMOSFETS in Saturation Regime..... 223
Cheikh Diouf⁴, Antoine Cros⁴, Stephane Monfray⁵, J. Mitard¹, J. Rosa⁴, Frederic Boeuf³, Gerard Ghibaudo²
¹IMEC, France; ²IMEP-LAHC, France; ³ST Microelectronics, France; ⁴STMICROELECTRONICS, France; ⁵STMicroelectronics / CEA-Leti, France

B5L-C S/D Metallization

Date: Wednesday, September 14, 2011
Time: 15:30 - 16:30
Room: Room 22
Chair(s): Jouni Ahopelto; *VTT, Finland*
Emmanuel Augendre; *CEA/LETI, France*

Effect of Be Segregation on NiSi/Si Schottky Barrier Heights..... 227
Valur Gudmundsson², Per-Erik Hellström¹, Mikael Östling¹
¹KTH Royal Institute of Technology, Sweden; ²Royal Institute of Technology, Sweden

Si/Ni-Silicide Schottky Junctions with Atomically Flat Interfaces Using NiSi₂ Source..... 231
Masahiro Koyama¹, Naoto Shigemori¹, Kenji Ozawa¹, Kiichi Tachi¹, Kuniyuki Kakushima³, Osamu Nakatsuka², Kenji Ohmori⁴, Kazuo Tsutsui³, Akira Nishiyama³, Nobuyuki Sugii³, Keisaku Yamada⁴, Hiroshi Iwai³
¹Frontier Research Center, Tokyo Institute of Technology, Japan; ²Nagoya University, Japan; ³Tokyo Institute of Technology, Japan; ⁴University of Tsukuba, Japan

N-Type Doped Germanium Contact Resistance Extraction and Evaluation for Advanced Devices..... 235
Maryam Shayesteh¹, Chris Daunt¹, Dan O'Connell², Vladimir Djara², Mary White¹, Brenda Long¹, Ray Duffy¹
¹Tyndall National Institute, Ireland; ²Tyndall National Institute - University College Cork, Ireland

B5L-D Electrothermal Characterization & TCAD Optimization

Date: Wednesday, September 14, 2011
Time: 15:30 - 16:30
Room: Congress Hall B
Chair(s): Thomas Zimmer; *IMS-Bordeaux*
Gilles Dambrine; *Institut d'Electronique et de Microelectronique du Nord, France*

Electro-Thermal Characterization of SiGe HBTs with Pulse Measurement and Transient Simulation 239
Amit Kumar Sahoo, Sébastien Fregonese, Mario Weiß, Nathalie Malbert, Thomas Zimmer
Laboratoire IMS, CNRS - UMR 5218, France

Impact of Isolation Scheme on Thermal Resistance and Collector-Substrate Capacitance of SiGe HBTs 243
Shuzhen You², Stefaan Decoutere¹, Stefaan Van Huylbroeck¹, Arturo Sibaja-Hernandez¹, Rafael Venegas¹, Kristin De Meyer³
¹imec, Belgium; ²IMEC & KULeuven, Belgium; ³IMEC & KULeuvenen, Belgium

TCAD Optimization of a Dual N/P-LDMOS Transistor..... 247
Stefano Poli¹, Susanna Reggiani³, Rupendera Kumar Sharma¹, Giorgio Baccarani³, Elena Gnani³, Antonio Gnudi³, Marie Denison²
¹ARCES - University of Bologna, Italy; ²Texas Instruments, United States; ³University of Bologna, Italy

B6L-B Tunneling-based Devices

Date: Wednesday, September 14, 2011

Time: 17:00 - 18:20

Room: Room 24

Chair(s): Francois Andrieu; *CEA/LETI, France*

Max Lemme; *KTH Kungliga Tekniska Högskolan, Sweden*

Tunneling Field-Effect Transistor with a Strained Si Channel and a Si_{0.5}Ge_{0.5} Source 251

Qing-Tai Zhao², Wenjie Yu², Bo Zhang², Mathias Schmidt², Simon Richter², Dan Buca², Jean-Michel Hartmann¹, Roman Luptak², A. Fox², Konstantin Bourdelle³, Siegfried Mantl²

¹*CEA-LETI, France*; ²*Forschungszentrum Juelich, Germany*; ³*SOITEC, France*

Electrical Results of Vertical Si N-Tunnel FETs 255

Anne Vandooren, Daniele Leonelli, Rita Rooyackers, Kai Arstila, Guido Groeseneken, Cedric Huyghebaert

imec, Belgium

Electron-Hole Bilayer Tunnel FET for Steep Subthreshold Swing and Improved ON Current 259

Livio Lattanzio¹, Luca De Michielis³, Adrian Mihai Ionescu²

¹*Ecole Polytechnique Fédérale de Lausanne, Switzerland*; ²*EPFL, Switzerland*; ³*NANOLAB – Ecole Polytechnique Fédérale de Lausanne, Switzerland*

CMOS Without Doping: Midgap Schottky-Barrier Nanowire Field-Effect-Transistors for High-Temperature Applications 263

Frank Wessely, Tillmann Krauss, Udo Schwalke

Darmstadt University of Technology, Germany

B6L-C Device Characterization

Date: Wednesday, September 14, 2011

Time: 17:00 - 18:20

Room: Room 22

Chair(s): Henryk Przewlocki; *Institute of Electron Technology, Poland*

Improved Extraction of GIDL in FDSOI Devices for Proper Junction Quality Analysis 267

Cuiqin Xu¹, Quentin Rafhay², Perrine Batude¹, Krunoslav Romanjek¹, Cyrille Le Royer¹, Claude Tabone¹, Bernard Previtali¹, Marie-Anne Jaud¹, Xavier Garros¹, Mireille Mouis², Maud Vinet¹, Thierry Poiroux¹

¹*CEA-LETI MINATEC Campus, France*; ²*IMEP-LAHC Minatec Campus, France*

Noise Performance in Strained Si Heterojunction Bipolar Transistors 271

Mouhsine Fjer, E. Escobedo-Cousin, A.G. O'Neill

Newcastle University, United Kingdom

Extracting the Conduction Band Offset in Strained FinFETs from Subthreshold-Current Measurements 275

Tom van Hemert², Buket Kaleli Kemaneci², Raymond Hueting², David Esseni³, Mark van Dal¹, Jurriaan Schmitz²

¹*TSMC, Belgium*; ²*University of Twente, Netherlands*; ³*University of Udine, Italy*

Compensation of Externally Applied Mechanical Stress by Stacking of Ultra-Thin Chips 279

Stefan Endler², Horst Remp², Christine Harendt², Joachim Burghartz¹

¹*Institute for Microelectronics Stuttgart, Germany*; ²*Institute for Microelectronics Stuttgart (IMS CHIPS), Germany*

B6L-D Silicon and Gallium Nitride Power Devices

Date: Wednesday, September 14, 2011
Time: 17:00 - 18:20
Room: Congress Hall B
Chair(s): Gaudenzio Meneghesso; *University of Padova, Italy*
Thomas Zimmer; *IMS-Bordeaux*

AlGaN/GaN Power Amplifiers for ISM Frequency Applications..... 283
Daniel Krausse², Fouad Benkhelifa¹, Richard Reiner¹, Ruediger Quay¹, Oliver Ambacher¹
¹*Fraunhofer Institute for Applied Solid-State Physics, Germany*; ²*Hüttinger Elektronik GmbH & Co.KG, Germany*

Low Temperature Gate Dielectric Deposition for Recessed AlGaN/GaN MIS-HEMTs 287
Omair Saadat, Tomas Palacios
Massachusetts Institute of Technology, United States

Trench Depth Optimization for Energy Efficient Discrete Power Trench MOSFETs 291
Olayiwola Alatise², Nii-Adotei Parker-Allotey², Michael Jennings², Phil Mawby², George Petkos¹, Ian Kennedy¹
¹*NXP Semiconductors, United Kingdom*; ²*University of Warwick, United Kingdom*

Octagonal MOSFET: Reliable Device for Low Power Analog Applications 295
Yohan Joly¹, Laurent Lopez³, Jean-Michel Portal¹, Hassen Aziza¹, Pascal Masson², Jean-Luc Ogier³, Yannick Bert³, Franck Julien³, Pascal Fornara³
¹*IM2NP Laboratory, France*; ²*Nice Sophia Antipolis University, France*; ³*STMicroelectronics, France*

C3L-B Modeling of Beyond CMOS Devices

Date: Thursday, September 15, 2011
Time: 11:20 - 13:00
Room: Room 24
Chair(s): Bernd Meinerzhagen; *TU-Braunschweig, Germany*
Gilles Le Carval; *CEA/LETI, France*

An Investigation on Steep-Slope and Low-Power Nanowire FET 299
Elena Gnani, Pasquale Maiorano, Susanna Reggiani, Antonio Gnudi, Giorgio Baccarani
University of Bologna, Italy

High-Frequency Analog GNR-FET Design Criteria..... 303
Ilaria Imperiale, Antonio Gnudi, Elena Gnani, Susanna Reggiani, Giorgio Baccarani
University of Bologna, Italy

Phonon Limited Uniform Transport in Bilayer Graphene Transistors 307
Alan Paussa, Marco Bresciani, David Esseni, Pierpaolo Palestri, Luca Selmi
University of Udine, Italy

C3L-C Nano-wire, Nanotube and Quantum Devices

Date: Thursday, September 15, 2011
Time: 11:20 - 13:00
Room: Room 22
Chair(s): Peter Ashburn; *University of Southampton, UK*
Steve Hall; *University of Liverpool, UK*

Accumulation-Mode GAA Si NW nFET with Sub-5 nm Cross-Section and High Uniaxial Tensile Strain 311
Mohammad Najmzadeh, Didier Bouvet, Wladek Grabinski, Adrian Mihai Ionescu
EPFL, Switzerland

Self-Aligned Double-Gate Suspended-Body Single-Walled Carbon Nanotube Field-Effect-Transistors	315
Ji Cao ² , Adrian Mihai Ionescu ¹	
¹ EPFL, Switzerland; ² NANOLAB – Ecole Polytechnique Fédérale de Lausanne, Switzerland	
Gas Sensors Based on Silicon Chip-to-Chip Synthesis of Tin Oxide Nanowires	319
Giorgio Cataldo Mutinati ² , Elise Brunet ¹ , Thomas Maier ¹ , Stephan Steinhauer ¹ , Anton Koeck ²	
¹ AIT, Austria; ² Austrian Institute of Technology GmbH, Austria	
Nanomagnetic Logic: Demonstration of Directed Signal Flow for Field-Coupled Computing Devices	323
Stephan Breikreutz ¹ , Josef Kiermaier ¹ , Xueming Ju ¹ , Gyorgy Csaba ² , Doris Schmitt-Landsiedel ¹ , Markus Becherer ¹	
¹ Technische Universität München, Germany; ² University of Notre Dame, United States	
A Low Cost Multi Quantum SiGe/Si/Schottky Structure for High Performance IR Detectors.....	327
Mohammadreza Kolahdouz ² , Mikael Östling ² , Henry Radamson ¹	
¹ KTH, Sweden; ² KTH Royal Institute of Technology, Sweden	

C3L-D Characterization Techniques

Date: Thursday, September 15, 2011
Time: 11:20 - 13:00
Room: Congress Hall B
Chair(s): Reinout Woltjer; *NXP, Netherlands*

Characterization of Large-Scale Non-Uniformities in a 20k TDC/SPAD Array Integrated in a 130nm CMOS Process.....	331
Chockalingam Veerappan ¹ , Justin Richardson ² , Richard Walker ⁶ , Day Uey Li ⁶ , Matthew Fishburn ¹ , David Stoppa ⁴ , Fausto Borghetti ⁴ , Yuki Maruyama ¹ , Marek Gersbach ³ , Robert Henderson ⁶ , Claudio Bruschini ⁶ , Edoardo Charbon ⁵	
¹ Delft University of Technology, Netherlands; ² Dialog Semiconductors Edinburgh, United Kingdom; ³ Ecole Polytechnique Fédérale de Lausanne, Switzerland; ⁴ Fondazione Bruno Kessler, Italy; ⁵ TU Delft, Netherlands; ⁶ University of Edinburgh, United Kingdom	

High Mobility Channel from the Prospective of Random Telegraph Noise	335
Kin Cheung ¹ , Jason Campbell ¹ , Anthony Oates ²	
¹ NIST, United States; ² TSMC, Taiwan	

Accurate Measurements of the Charge Pumping Current Due to Individual MOS Interface Traps and Interactions in the Carrier Capture/Emission Processes	339
Toshiaki Tsuchiya	
<i>Shimane University, Japan</i>	

A Novel Technique for Extraction of Thermal Conductivity in Metallic Thin Films.....	343
Zhao-Xiang Zong, Zhi-Jun Qiu, Ran Liu	
<i>Fudan University, China</i>	

C4L-B Numerical Methods for Emerging Applications

Date: Thursday, September 15, 2011
Time: 14:30 - 15:30
Room: Room 24
Chair(s): Massimo Rudan; *University of Bologna, Italy*
An de Keersgieter; *IMEC, Belgium*

Numerical Analysis of a Novel MTJ Stack for High Readability and Writability 347
Arijit Raychowdhury², Charles Augustine³, Dinesh Somasekhar¹, James Tschanz¹, Kaushik Roy³,
Vivek De¹

¹*Intel, United States*; ²*Intel Corporation, United States*; ³*Purdue University, United States*

EM-TCAD Solving from 0-100 THz: a New Implementation of an Electromagnetic Solver 351
Alex Chen⁴, Wim Schoenmaker¹, Nico Banagaaya³, Wil Schilders², Ngai Wong⁵

¹*MAGWEL, Belgium*; ²*Technal University Eindhoven, Netherlands*; ³*Technical University Eindhoven, Netherlands*; ⁴*University of California, United States*; ⁵*University of Hong Kong, Hong Kong*

Numerical Analysis of Cosmic Radiation-Induced Failures in Power Diodes 355
Christoph Weiß², Stefan Aschauer², Gerhard Wachutka², Andreas Härtl¹, Frank Hille¹, Frank Pfirsch¹

¹*Infineon Technologies AG, Germany*; ²*Munich University of Technology, Germany*

C4L-C Heterogenous Integration

Date: Thursday, September 15, 2011
Time: 14:30 - 15:30
Room: Room 22
Chair(s): Anton Bauer; *Fraunhofer, Germany*
Simon Deleonibus; *CEA/LETI, France*

High-Quality p+n Ge Diodes Selectively Grown on Si with a Sub-300nm Transition Region 359
Amir Sammak, Wiebe D. de Boer, Lin Qi, Lis K. Nanver
TU-Delft, Netherlands

Gold-Doped High-Resistivity Czochralski-Silicon for Integrated Passive Devices and 3D Integration 363

Ahmed Abuelgasim, Kanad Mallik, Kees de Groot, Peter Ashburn
University of Southampton, United Kingdom

Efficient Low Cost Process for Single Step Metal Forming of 3D Interconnected Above-IC Inductors 367

Ayad Ghannam¹, Lamine Ourak², David Bourrier¹, Christophe Viallon², Thierry Parra²
¹*LAAS/CNRS, France*; ²*LAAS/CNRS - UPS, France*

C4L-D Novel CMOS Applications & ESD Protection

Date: Thursday, September 15, 2011
Time: 14:30 - 15:30
Room: Congress Hall B
Chair(s): Joachim Burghartz; *Institute for Microelectronics Stuttgart, Germany*

Integration of Series-Connected On-Chip Solar Battery in a Triple-Well CMOS LSI 371
Fumio Horiguchi
Toyo University, Japan

A Sub-ns Time-gated CMOS Single Photon Avalanche Diode Detector for Raman Spectroscopy 375
Ilkka Nissinen¹, Jan Nissinen¹, Antti-Kalle Lämsmä¹, Lauri Hallman¹, Ari Kilpelä¹, Juha Kostamovaara¹, Martin Kögler², Mauri Aikio², Jussi Tenhunen²

¹*University of Oulu, Finland*; ²*VTT Electronics, Finland*

**Two-Stage Trigger Silicon-Controller Rectifier (SCR) for Radio-Frequency (RF) ESD Protection
in Nanometer Technologies 379**

Shao-Chang Huang³, Jian-Hsing Lee¹, Yu-Huei Lee², Ke-Horng Chen³, Yi-Hsun Wu⁴
*¹ESD consultant, Canada; ²National Chiao Tung University, Taiwan; ³NCTU, Taiwan; ⁴Realtek
Semiconductor Corp., Taiwan*