

# **2011 International Conference on Embedded Computer Systems**

## **(SAMOS 2011)**

**Samos, Greece  
18-21 July 2011**



**IEEE Catalog Number:** CFP1152A-PRT  
**ISBN:** 978-1-4577-0802-2

# Table of Contents

<b>Keynotes</b>	i
Methods for Design and Implementation of Dynamic Signal Processing Systems . . . . .	i
<i>Shuvra S. Bhattacharyya</i>	
Supercomputing: Past, Present, and a possible future . . . . .	ii
<i>Alex Ramírez</i>	
<b>Multicore Programming</b>	1
On STM Concurrency Control for Multicore Embedded Real-Time Software . . . . .	1
<i>Sherif Fahmy and Binoy Ravindran</i>	
Accelerating Collective Communication in Message Passing on Manycore System-on-Chip . . . . .	9
<i>Stefan Wallentowitz, Marcel Meyer, Thomas Wild, and Andreas Herkersdorf</i>	
On the Impact of Dynamic Task Scheduling in Heterogeneous MPSoCs . . . . .	17
<i>Oliver Arnold and Gerhard Fettweis</i>	
Skeleton-based Automatic Parallelization of Image Processing Algorithms for GPUs . . . . .	25
<i>Cedric Nugteren, Henk Corporaal, and Bart Mesman</i>	
<b>Energy-Aware and Low-Power Designs</b>	33
Power Adaptive Computing System Design in Energy Harvesting Environment . . . . .	33
<i>Qiang Liu, Terrence Mak, Junwen Luo, Wayne Luk, and Alex Yakovlev</i>	
Smart Cache: A Self Adaptive Cache Architecture for Energy Efficiency . . . . .	41
<i>Karthik T. Sundararajan, Timothy M. Jones, and Nigel Topham</i>	
Power Proportional Characteristics of an Energy Manager for Web Clusters . . . . .	51
<i>Simon Holmbacka, Sébastien Lafond, and Johan Lilius</i>	
Thermal optimization for micro-architectures through selective block replication . . . . .	59
<i>Dionisios Diamantopoulos, Kostas Siozios, Sotiris Xydis, and Dimitrios Soudris</i>	
<b>Design Space Exploration</b>	67
Design Metrics and Visualization Techniques for Analyzing the Performance of MOEAs in DSE . . . . .	67
<i>Toktam Taghavi and Andy D. Pimentel</i>	

Architecture Design Space Exploration of Run-Time Scalable Issue-Width Processors .....	77
<i>Ralf Koenig, Timo Stripf, Jan Heisswolf, and Jürgen Becker</i>	
TCEMC: A Co-Design Flow for Application-Specific Multicores .....	85
<i>Pekka O. Jääskeläinen, Erno O. Salminen, Carlos S. de La Lama, Jarmo H. Takala, and Jose Ignacio Martinez</i>	
Multi-domain transformational design flow for embedded systems .....	93
<i>Kenneth C. Rovers, Marcel D. van de Burgwal, Jan Kuper, André B.J. Kokkeler, and Gerard J.M. Smit</i>	
<b>Accelerators</b>	<b>102</b>
Dedicated Hardware Accelerators for the Epistatic Analysis of Human Genetic Data .....	102
<i>Fabio Cancare, Alessandro Marin, and Donatella Sciuto</i>	
Vector Processor Customization for FFT .....	110
<i>Bogdan Spinean, Georgi Kuzmanov, and Georgi Gaydadjiev</i>	
FPGA Based Application Specific Processing for Sensor Nodes .....	118
<i>Teemu Nyländen, Janne Janhunen, Jari Hannuksela, and Olli Silvén</i>	
Parametrized Hardware Architectures for the Lucas Primality Test .....	124
<i>Adrien Le Masle, Wayne Luk, and Csaba Andras Moritz</i>	
Distributed Resource Management for Concurrent Execution of Multimedia Applications on MPSoC Platforms .....	132
<i>Ahsan Shabbir, Akash Kumar, Bart Mesman, and Henk Corporaal</i>	
<b>Simulation and Modeling</b>	<b>140</b>
High Level Quantitative Hardware Prediction Modeling using Statistical methods .....	140
<i>Roel Meeuwis, Carlo Galuzzi, and Koen Bertels</i>	
Removal of Unnecessary Context Switches from the SystemC Simulation Kernel for Fast VP Simulation ..	150
<i>Kun Lu, Daniel Müller-Gritschneider, and Ulf Schlichtmann</i>	
A Novel ADL-based Compiler-Centric Software Framework for Reconfigurable Mixed-ISA Processors ....	157
<i>Timo Stripf, Ralf Koenig, and Jürgen Becker</i>	
ADL-Based Specification of Implementation Styles for Functional Simulators .....	165
<i>David A. Penry and Kurtis D. Cahill</i>	
A Performance Estimation Flow for Embedded Systems with Mixed Software/Hardware Modeling .....	174
<i>Joffrey Kriegel, Alain Pegatoquet, Michel Auguin, and Florian Broekaert</i>	
Calibration and Validation of Software Performance Models for Pedestrian Detection Systems .....	182
<i>Rainer Kiesel, Martin Streubühr, Christian Haubelt, Otto Löhlein, and Jürgen Teich</i>	
Scalable Multi-Core Simulation Using Parallel Dynamic Binary Translation .....	190
<i>Oscar Almer, Igor Böhm, Tobias Edler von Koch, Björn Franke, Stephen Kyle, and Volker Seeger</i>	
Fully-Automatic Derivation of Exact Program-Flow Constraints for a TighterWorst-Case Execution-Time Analysis .....	200
<i>Amine Marref</i>	

---

A Hardware Accelerated Configurable ASIP Architecture for Embedded Real-Time Video-Based Driver Assistance Applications .....	209
<i>Gregor Schewior, Holger Flatt, Carsten Dolar, Christian Banz, and Holger Blume</i>	
Task-based Parallel H.264 Video Encoding for Explicit Communication Architectures .....	217
<i>Michail Alvanos, George Tzenakis, Dimitrios S. Nikolopoulos, and Angelos Bilas</i>	
High Throughput and Scalable Architecture for Unified Transform Coding in Embedded H.264/AVC Video Coding Systems .....	225
<i>Tiago Dias, Sebastian Lopez, Nuno Roma, and Leonel Sousa</i>	

**Memory and Communication Strategies**

---

Scalable ASIP Implementation and Parallelization of a MIMO Sphere Detector .....	233
<i>Esther P. Adeva, Björn Mennenga, and Gerhard Fettweis</i>	
Using SDRAMs for two-dimensional accesses of long $2n2m$ -point FFTs and transposing .....	242
<i>Stefan Langemeyer, Peter Pirsch, and Holger Blume</i>	
On-Chip Network Resource Management Design and Validation .....	249
<i>Francesco Bruschi, Antonio Miele, and Vincenzo Rana</i>	
Breaking the Bandwidth Wall in Chip Multiprocessors .....	255
<i>Augusto Vega, Felipe Cabarcas, Alex Ramírez, and Mateo Valero</i>	
Instruction Buffer with Limited Control Flow and Loop Nest Support .....	263
<i>Vladimír Guzma, Teemu Pitkänen, and Jarmo H. Takala</i>	
Optimizing Wait-States in the Synthesis of Memory References with Unpredictable Latencies .....	270
<i>Yosi Ben Asher, Ron Meldiner, and Nadav Rotem</i>	
A Kernel Interleaved Scheduling Method for Streaming Applications on Soft-core Vector Processors .....	278
<i>Chengwei Zheng, John McAllister, and Yun Wu</i>	
Multicore Communications API (MCAPI) implementation on an FPGA multiprocessor .....	286
<i>Lauri Matilainen, Erno O. Salminen, Timo D. Hääläinen, and Marko Hännikäinen</i>	
MOVE-Pro: a Low Power and High Code Density TTA Architecture .....	294
<i>Yifan He, Dongrui She, Bart Mesman, and Henk Corporaal</i>	

**SPECIAL SESSION 1 - 3D Chips: Challenges and Opportunities**

---

Introduction to the Special Session on “3D Chips: Challenges and Opportunities” .....	302
<i>Tong Zhang</i>	
Analyzing the Performance and Energy Impact of 3D Memory Integration on Embedded DSPs .....	303
<i>Daniel W. Chang, Nam S. Kim, and Michael J. Schulte</i>	
Functional Unit Sharing Between Stacked Processors in 3D Integrated Systems .....	311
<i>Demid Borodin, Winston Siauw, and Sorin Dan Cotofana</i>	
On-Chip Dynamic Programming Networks Using 3D-TSV Integration .....	318
<i>Raed Al-Dujaily, Terrence Mak, Kuan Zhou, Kai-Pui Lam, Yicong Meng, Alex Yakovlev, and Chi-Sang Poon</i>	

3D Specific Systems Design and CAD .....	326
<i>Paul D. Franzon, W. Rhett Davis, Thor Thorolfsson, and Samson Melamed</i>	
<b>SPECIAL SESSION 2 - What's next for ESL</b>	<b>330</b>
Introduction to the Special Session on “What’s next for ESL” .....	330
<i>Christian Haubelt</i>	
Challenges of Multi- and Many-Core Architectures for Electronic System-Level Design .....	331
<i>Kim Grüttner, Philipp A. Hartmann, and Wolfgang Nebel</i>	
Integrated Model-Driven Design-Space Exploration for Embedded Systems .....	339
<i>Nikola Trčka, Martijn Hendriks, Twan Basten, Marc Geilen, and Lou Somers</i>	
Trends in Embedded Software Synthesis .....	347
<i>Jeronimo Castrillon, Weihua Sheng, and Rainer Leupers</i>	
Software Synthesis in the ESL Methodology for Multicore Embedded Systems .....	355
<i>Soonhoi Ha and Hyunok Oh</i>	
<b>SPECIAL SESSION 3 - Adaptive Systems</b>	<b>363</b>
Introduction to the Special Session on “Adaptive Systems” .....	363
<i>Gerard J.M. Smit</i>	
Admission Control and Self-Configuration in the EPOC Framework .....	364
<i>Steffen Stein, Moritz Neukirchner, and Rolf Ernst</i>	
Mapping of Modal Applications given Throughput and Latency Constraints .....	372
<i>Stefan J. Geuns, Joost P.H.M. Hausmans, and Marco J.G. Bekooij</i>	
Heterogeneous and Runtime Parameterizable Star-Wheels Network-on-Chip .....	380
<i>Diana Göhringer, Oliver Oey, Michael Hübner, and Jürgen Becker</i>	
Adaptive resource allocation for streaming applications .....	388
<i>Timon D. ter Braak, Hermen A. Toersche, André B.J. Kokkeler, and Gerard J.M. Smit</i>	
Composable Power Management with Energy and Power Budgets per Application .....	396
<i>Andrew Nelson, Anca Molnos, and Kees Goossens</i>	
Scenario-Aware Dataflow: Modeling, Analysis and Implementation of Dynamic Applications .....	404
<i>Sander Stuijk, Marc Geilen, Bart Theelen, and Twan Basten</i>	
<b>Author Index .....</b>	<b>412</b>

