

2011 21st International Conference on Field Programmable Logic and Applications

(FPL 2011)

**Chania, Greece
5 – 7 September 2011**



IEEE Catalog Number: CFP11623-PRT
ISBN: 978-1-4577-1484-9

21st International Conference on Field Programmable Logic and Applications

FPL 2011

Table of Contents

General Chair Message	xiv
A Note from the Program Chairs	xvi
Organizing Committee	xix
Program Committee	xx
Steering Committee	xxv
Additional Reviewers	xxvi
Sponsors	xxviii

Poster Session 1

Accelerating Image Analysis for Localization Microscopy with FPGAs	1
<i>Frederik Grüll, Manfred Kirchgessner, Rainer Kaufmann, Michael Hausmann, and Udo Kebschull</i>	
Unifying Finite Difference Option-Pricing for Hardware Acceleration	6
<i>Qiwei Jin, Wayne Luk, and David B. Thomas</i>	
Leros: A Tiny Microcontroller for FPGAs	10
<i>Martin Schoeberl</i>	
Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters	15
<i>Matina Lakka, Eftichios Koutroulis, and Apostolos Dollas</i>	
A New Process Characterization Method for FPGAs Based on Electromagnetic Analysis	20
<i>Florent Bruguier, Pascal Benoit, Philippe Maurine, and Lionel Torres</i>	

An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing Irregular Code Coprocessors	24
<i>Jack Sampson, Manish Arora, Nathan Goulding-Hotta, Ganesh Venkatesh, Jonathan Babb, Vikram Bhatt, Steven Swanson, and Michael Bedford Taylor</i>	
A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs	30
<i>Harry Sidiropoulos, Kostas Siozios, and Dimitrios Soudris</i>	
Dependable Optically Reconfigurable Gate Array with a Phase-Modulation Type Holographic Memory	34
<i>Takahiro Watanabe and Minoru Watanabe</i>	

M1.1: Scientific Applications

An FPGA Solver for SAT-Encoded Formal Verification Problems	38
<i>Kenji Kanazawa and Tsutomu Maruyama</i>	
FPGA Architecture of Generalized Laguerre-Volterra MIMO Model for Neural Population Activities	44
<i>Will X. Y. Li, Rosa H. M. Chan, Wei Zhang, C. W. Yu, Ray C. C. Cheung, Dong Song, and Theodore W. Berger</i>	
Accelerating Fluid Registration Algorithm on Multi-FPGA Platforms	50
<i>Jason Cong, Muhuan Huang, and Yi Zou</i>	

M1.2: Modeling and Generators

Latch-Based Performance Optimization for FPGAs	58
<i>Bill Teng and Jason H. Anderson</i>	
XDL-Based Module Generators for Rapid FPGA Design Implementation	64
<i>Subhrashanka Ghosh and Brent Nelson</i>	
Modeling and Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-Based Systems Using Stochastic Networks	70
<i>Rehan Ahmed and Peter Hallschmid</i>	

M1.3: NoCs on FPGA

A Radix Tree Router for Scalable FPGA Networks	76
<i>William V. Kritikos, Yamuna Rajasekhar, Andrew G. Schmidt, and Ron Sass</i>	
Generic Low-Latency NoC Router Architecture for FPGA Computing Systems	82
<i>Ye Lu, John McCanny, and Sakir Sezer</i>	
Scalable Arbiters and Multiplexers for On-FGPA Interconnection Networks	90
<i>Giorgos Dimitrakopoulos, Christoforos Kachris, and Emmanouil Kalligeros</i>	

M2.1: Embedded Reconfigurable Systems

20Gbps C-Based Complex Event Processing	97
<i>Hiroaki Inoue, Takashi Takenaka, and Masato Motomura</i>	
Embedded Systems Start-Up under Timing Constraints on Modern FPGAs	103
<i>Joachim Meyer, Juanjo Noguera, Michael Huebner, Rodney Stewart, and Juergen Becker</i>	
Software/Hardware Framework for Generating Parallel Long-Period Random Numbers Using the WELL Method	110
<i>Yuan Li, Paul Chow, Jiang Jiang, and Minxuan Zhang</i>	

M2.2: Reconfigurable Architectures

A Run-Time Adaptive FPGA Architecture for Monte Carlo Simulations	116
<i>Xiang Tian and Christos-Savvas Bouganis</i>	
Precore - A Token-Based Speculation Architecture for High-Level Language to Hardware Compilation	123
<i>Benjamin Thielmann, Jens Huthmann, and Andreas Koch</i>	
Implementing Stream-Processing Applications on FPGAs: A DSL-Based Approach	130
<i>Jocelyn Sérot, François Berry, and Sameer Ahmed</i>	

M2.3: Computation and Identity

Revisiting the Newton-Raphson Iterative Method for Decimal Division	138
<i>Mário P. Véstias and Horácio C. Neto</i>	
Hardware Support for Broadcast and Reduce in MPSoC	144
<i>Yuanxi Peng, Manuel Saldaña, and Paul Chow</i>	
The Impact of Aging on an FPGA-Based Physical Unclonable Function	151
<i>Abhranil Maiti, Logan McDougall, and Patrick Schaumont</i>	

Poster Session 2

An Efficient Hardware Matching Engine for Regular Expression with Nested Kleene Operators	157
<i>Yoichi Wakaba, Masato Inagi, Shin'ichi Wakabayashi, and Shinobu Nagayama</i>	
Multi-module Hashing System for SHA-3 & FPGA Integration	162
<i>Nicolas Sklavos</i>	
FPGA-Accelerated Object Detection Using Edge Information	167
<i>Christos Kyrkou, Christos Ttofis, and Theocharis Theocharides</i>	

Memory-Efficient and Fast Run-Time Reconfiguration of Regularly Structured Designs	171
<i>Brahim Al Farisi, Karel Heyse, Karel Bruneel, and Dirk Stroobandt</i>	
A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware	177
<i>Juan Antonio Clemente, Vincenzo Rana, Donatella Sciuto, Ivan Beretta, and David Atienza</i>	
RAMPSoCVM: Runtime Support and Hardware Virtualization for a Runtime Adaptive MPSoC	181
<i>Diana Göhringer, Stephan Werner, Michael Hübner, and Jürgen Becker</i>	
Memory Virtualization for Multithreaded Reconfigurable Hardware	185
<i>Andreas Agne, Marco Platzner, and Enno Lübbbers</i>	
Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures	189
<i>Hiroaki Konoura, Yukio Mitsuyama, Masanori Hashimoto, and Takao Onoye</i>	
ERDB: An Embedded Routing Database for Reconfigurable Systems	195
<i>Krzysztof Kępa, Fearghal Morgan, and Peter Athanas</i>	

M3.1: Packet Processing

Clustered Hierarchical Search Structure for Large-Scale Packet Classification on FPGA	201
<i>Oğuzhan Erdem, Hoang Le, and Viktor K. Prasanna</i>	
Thwarting Software Attacks on Data-Intensive Platforms with Configurable Hardware-Assisted Application Rule Enforcement	207
<i>Mohammed M. Farag, Lee W. Lerner, and Cameron D. Patterson</i>	
Towards On-the-Fly Incremental Updates for Virtualized Routers on FPGA	213
<i>Thilan Ganegedara, Hoang Le, and Viktor K. Prasanna</i>	

M3.2: Signal and Image Processing

An Implementation of the Mean Shift Filter on FPGA	219
<i>Dang Ba Khac Trieu and Tsutomu Maruyama</i>	
Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs	225
<i>Hadi Parandeh-Afshar and Paolo lenne</i>	
FPGA-Specific Arithmetic Optimizations of Short-Latency Adders	232
<i>Hong Diep Nguyen, Bogdan Pasca, and Thomas B. Preußen</i>	

M3.3: FPGAs and Processor Architecture

A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs	238
<i>Harry Sidiropoulos, Kostas Siozios, and Dimitrios Soudris</i>	
FlexCache: Field Extensible Cache Controller Architecture Using On-chip Reconfigurable Fabric	244
<i>Daniel Lo, Greg Malya, and G. Edward Suh</i>	
VPFPAP: A Special-Purpose VLIW Processor for Variable-Precision Floating-Point Arithmetic	252
<i>Yuanwu Lei, Yong Dou, Jie Zhou, and Sufeng Wang</i>	

Poster Session 3

A Dynamically-Reconfigurable Phased Array Radar Processing System	258
<i>Emmanuel Seguin, Russell Tessier, Eric Knapp, and Robert W. Jackson</i>	
Exploitation of Parallel Search Space Evaluation with FPGAs in Combinatorial Problems: The Eternity II Case	264
<i>Pavlos Malakonakis and Apostolos Dollas</i>	
A Novel Power Reduction Technique for Block Matching Motion Estimation Hardware	269
<i>Abdulkadir Akin, Onur Can Ulusel, Tevfik Zafer Ozcan, Gokhan Sayilar, and Ilker Hamzaoglu</i>	
A Comparison on FPGA of Modular Multipliers Suitable for Elliptic Curve Cryptography over GF(p) for Specific p Values	273
<i>Mark Hamilton, William P. Marnane, and Arnaud Tisserand</i>	
Stress-Aware Module Placement on Reconfigurable Devices	277
<i>Josef Angermeier, Daniel Ziener, Michael Glaß, and Jürgen Teich</i>	
Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms	282
<i>Naifeng Jing, Ju-Yueh Lee, Zhe Feng, Weifeng He, Zhigang Mao, Shi-Jie Wen, Rick Wong, and Lei He</i>	
A Routing Architecture for Mapping Dataflow Graphs at Run-Time	286
<i>Dirk Koch and Jim Torresen</i>	
An Easily Testable Routing Architecture and Efficient Test Technique	291
<i>Kazuki Inoue, Hiroki Yosho, Motoki Amagasaki, Masahiro Iida, and Toshinori Sueyoshi</i>	
Methods and Mechanisms for Hardware Multitasking: Executing and Synchronizing Fully Relocatable Hardware Tasks in Xilinx FPGAs	295
<i>Xabier Iturbe, Khaled Benkrid, Tughrul Arslan, Raul Torrejo, and Imanol Martinez</i>	

Performance Failure Prediction Using Built-In Delay Sensors in FPGAs	301
<i>V. Bexiga, C. Leong, J. Semião, I.C. Teixeira, J.P. Teixeira, M. Valdés, J. Freijedo, J.J. Rodríguez-Andina, and F. Vargas</i>	

T1.1: HPC Reconfigurable Systems

A Model for Matrix Multiplication Performance on FPGAs	305
<i>Colin Yu Lin, Hayden Kwok-Hay So, and Philip H.W. Leong</i>	
Exploring Gabor Filter Implementations for Visual Cortex Modeling on FPGA	311
<i>Yong Cheol Peter Cho, Sungmin Bae, Yongseok Jin, Kevin M. Irick, and Vijaykrishnan Narayanan</i>	
High Frequency Trading Acceleration Using FPGAs	317
<i>Christian Leber, Benjamin Geib, and Heiner Litz</i>	

T1.2: Device Aging and Tools

Improving FPGA Reliability with Wear-Levelling	323
<i>Edward Stott and Peter Y. K. Cheung</i>	
A Low-Cost Sensor for Aging and Late Transitions Detection in Modern FPGAs	329
<i>Abdulazim Amouri and Mehdi Tahoori</i>	
Reducing FPGA Router Run-Time through Algorithm and Architecture	336
<i>Marcel Gort and Jason H. Anderson</i>	

T2.1: Tools and Open-Source

Fast RTL Power Estimation for FPGA Designs	343
<i>Paul Schumacher, Pradip Jha, Sudha Kuntur, Tim Burke, and Alan Frost</i>	
RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs	349
<i>Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan, Brent Nelson, and Brad Hutchings</i>	
Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System	356
<i>Michel A. Kinsky, Michael Pellauer, and Srinivas Devadas</i>	

T2.2: Filtering and Stream Processing

Separable FIR Filtering in FPGA and GPU Implementations: Energy, Performance, and Accuracy Considerations	363
<i>Daniel Llamocca, Cesar Carranza, and Marios Pattichis</i>	
Run-Time Scalable Architecture for Deblocking Filtering in H.264/AVC-SVC Video Codecs	369
<i>A. Otero, E. De La Torre, T. Riesgo, T. Cervero, S. López, G. Callicó, and R. Sarmiento</i>	

Compact Hardware Architecture for Hummingbird Cryptographic Algorithm	376
<i>Ismail San and Nuray At</i>	

Ph.D. Forum

Pipelined Floating-Point Architecture for a Phase and Magnitude Detector Based on CORDIC	382
<i>Pongyupinpanich Surapong and Manfred Glesner</i>	
Failure Probability and Fault Observability of SRAM-FPGA Systems	385
<i>Cinzia Bernardeschi, Luca Cassano, and Andrea Domenici</i>	
FPGA-Based Acceleration of Block Matching Motion Estimation Techniques	389
<i>Diego González, Guillermo Botella, Soumak Mokheerje, and Uwe Meyer-Bäse</i>	
An Optimized FPGA Implementation of the Modified Space Vector Modulation Algorithm for AC Drives Control	393
<i>Bogdan Alecsa and Alexandru Onea</i>	
Mechanisms and Architecture for the Dynamic Reconfiguration of an Advanced Wireless Sensor Node	396
<i>François Philipp and Manfred Glesner</i>	
Real-Time Evaluation of Remote Sensing Data on Board of Satellites	399
<i>Kurt Schwenk, Katharina Goetz, Maria von Schoenermark, and Felix Huber</i>	
Heterogeneous Platform for Stream Based Applications on FPGAs	401
<i>Jan Kloub, Tomáš Mazanec, and Antonín Heřmánek</i>	

T3.1: Search Strategies

Implementation in FPGA of Address-Based Data Sorting	405
<i>Valery Sklyarov, Ioulia Skliarova, Dmitri Mihailov, and Alexander Sudnitson</i>	
Novel and Highly Efficient Reconfigurable Implementation of Data Mining Classification Tree	411
<i>Grigorios Chrysos, Panagiotis Dagritzikos, Ioannis Papaefstathiou, and Apostolos Dollas</i>	
FPGA Acceleration of the Phylogenetic Parsimony Kernel?	417
<i>Nikolaos Alachiotis and Alexandros Stamatakis</i>	

T3.2: Back-End Tools

Timing-Driven Routing of High Fanout Nets	423
<i>Xun Chen, Jianwen Zhu, and Minxuan Zhang</i>	
Unifying Partitioning and Placement for SAT-Based Exploration of Heterogeneous Reconfigurable SoCs	429
<i>Stefan Wildermann, Jürgen Teich, and Daniel Ziener</i>	

Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign	435
<i>Seong-I Lei and Wai-Kei Mak</i>	

T3.3: FPGA Architecture & Interconnect

A Radiation Hard Lut Block with Auto-Scrubbing	441
<i>Kashfia Haque and Paul Beckett</i>	
FPGA Interconnect Architecture Exploration Based on a Statistical Model	447
<i>Zhen Wang, Ding Xie, and Jinmei Lai</i>	
Capacitive Boosting for FPGA Interconnection Networks	453
<i>Fatemeh Eslami and Mihai Sima</i>	

Poster Session 4

Scalable FRM-SSA SoC Design for the Simulation of Networks with Thousands of Biochemical Reactions in Real Time	459
<i>Orsalia Georgia Hazapis and Elias S. Manolakos</i>	
Synthesizing Tiled Matrix Decomposition on FPGAs	464
<i>Yi-Gang Tai, Kleanthis Psarris, and Chia-Tien Dan Lo</i>	
Acceleration of Multi-agent Simulation on FPGAs	470
<i>Lintao Cui, Jing Chen, Yu Hu, Jinjun Xiong, Zhe Feng, and Lei He</i>	
Molecular Docking on FPGA and GPU Platforms	474
<i>Imre Pechan and Béla Fehér</i>	
Pattern Compression of FAST Corner Detection for Efficient Hardware Implementation	478
<i>Keisuke Dohi, Yuji Yorita, Yuichiro Shibata, and Kiyoshi Oguri</i>	
IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs	482
<i>Zhe Feng, Naifeng Jing, GengSheng Chen, Yu Hu, and Lei He</i>	
Resource Management for the Heterogeneous Arrays of Hardware Accelerators	486
<i>Zdenek Pohl and Milan Tichy</i>	
A Coarse Grain Reconfigurable Processor Architecture for Stream Processing Engine	490
<i>Takefumi Miyoshi, Hideyuki Kawashima, Yuta Terada, and Tsutomu Yoshinaga</i>	
Remote FPGA Lab with Interactive Control and Visualisation Interface	496
<i>Fearghal Morgan, Seamus Cawley, Frank Callaly, Shane Agnew, Patrick Rocke, Martin O'Halloran, Nina Drozd, Krzysztof Kępa, and Brian Mc Ginley</i>	

W1.1: Cryptographic Applications

Cryptographic Extension for Soft General-Purpose Processors with Secure Key Management	500
<i>Lubos Gaspar, Viktor Fischer, Lilian Bossuet, and Milos Drutarovsky</i>	
Improving Security of SDDL Designs through Interleaved Placement on Xilinx FPGAs	506
<i>Rajesh Velegalati and Jens-Peter Kaps</i>	
Compact CLEFIA Implementation on FPGAS	512
<i>Paulo Proen��a and Ricardo Chaves</i>	

W1.2: Floorplanning and Debug

Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug	518
<i>Yousef S. Iskander, Cameron D. Patterson, and Stephen D. Craven</i>	
Speculative Debug Insertion for FPGAs	524
<i>Eddie Hung and Steven J. E. Wilton</i>	
Automated Resource-Aware Floorplanning of Reconfigurable Areas in Partially-Reconfigurable FPGA Systems	532
<i>Cristiana Bolchini, Antonio Miele, and Chiara Sandionigi</i>	

W1.3: FPGA Timing and Applications

On Timing Yield Improvement for FPGA Designs Using Architectural Symmetry	539
<i>Haile Yu, Qiang Xu, and Philip H. W. Leong</i>	
Reconfiguring Distributed Applications in FPGA Accelerated Cluster with Wireless Networking	545
<i>Xin Yu Niu, Kuen Hung Tsoi, and Wayne Luk</i>	
Optimizing an Open-Source Processor for FPGAs: A Case Study	551
<i>Lyonel Barthe, Lu��s Vit��rio Cargnini, Pascal Benoit, and Lionel Torres</i>	
Author Index	557