

2011 IEEE International SOI Conference

(SOI 2011)

**Tempe, Arizona, USA
3 – 6 October 2011**



IEEE Catalog Number: CFP11SOI-PRT
ISBN: 978-1-61284-761-0

List of Presentations

SESSION 1 PLENARY SESSION

SESSION CHAIRS

Wade Xiong, AMD GmbH
Gosia Jurczak, imec

- 1.1 **Competitive SOC on UTBB SOI** ****3
T. Skotnicki
ST Microelectronics (invited)
- 1.2 **FDSOI Design Portability from BULK at 20nm Node** ****54
J.L. Pelloie
ARM (invited)
- 1.3 **Integration of Photonics and Electronic Circuits on Common SOI Platform** ****69
Y. Vlasov
IBM (invited)

SESSION 2 FinFET and Nanowires

SESSION CHAIRS

Meishoku Massahara, National Institute of AIST
Tsu Jae King, UC Berkley

- 2.1 **Analysis of Parasitic Resistance in Double Gate FinFETs with Different Fin Lengths** ****87
X.Yang¹, K. Maitra¹, C. Yeh², P. Zeitzoff³, M. Raymond¹, P. Kulkarni², M. Wang², T. Yamashita², V. S. Basker¹, T.E. Standaert¹, S. Samavedam¹, H. Bu², R.J. Miller¹
GLOBALFOUNDRIES Inc., Albany, IBM Research, Toshiba, GLOBALFOUNDRIES, Inc., Hopewell Junction
- 2.2 **Influence of Fin Height on Poly-Si/PVD-TiN Stacked Gate FinFET Performance** ****89
T. Hayashida^{1,2}, K. Endo³, Y.X. Liu³, S. O'uchi³, T. Matsukawa³, W. Mizubayashi³, S. Migita³, Y. Morita³, H. Ota³, H. Hashiguchi¹, D. Kosemura¹, T. Kamei¹, J. Tsukada³, Y. Ishikawa¹, H. Yamauchi¹, A. Ogura¹ and M. Masahara²
¹*School of Science and Technology, Meiji University,* ²*Research Fellow of the Japan Society for the Promotion of Science,* ³*National Institute of AIST*
- 2.3 **Impacts of Single Trap Induced Random Telegraph Noise on FinFET Devices and SRAM Cell Stability** ****8;
M.L. Fan, V.P.H. Hu, Y.N. Chen, P. Su, C.T. Chuang
Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University
- 2.4 **Uniaxial Stress Efficiency for Different Fin Dimensions of Triple-Gate SOI nMOSFETs** ****93
R.T. Bühler¹, P.G.D. Agopian^{1,2}, R. Giacomini^{1,2}, E. Simoen³, C. Claeys^{3,4}, J.A. Martino¹
¹*LSI/PSI/USP, University of Sao Paulo,* ²*FEI,* ³*imec,* ⁴*E.E. Dept., KU Leuven*
- 2.5 **Random Dopant Variation in Junctionless Nanowire Transistors** ****95
N.D. Akhavan, I. Ferain, P. Razavi, R.Y. and J.P. Colinge
Tyndall National Institute, University College

SESSION 3 FD SOI Devices

SESSION CHAIRS

Bruce Doris, IBM Research
Olivier Faynot, CEA-LETI

- 3.1 **Implant Approaches and Challenges for 20nm Node and Beyond ETSOI Devices** ****97
S. Ponoth¹, M. Vinet¹, L. Grenouillet², A. Kumar¹, P. Kulkarni¹, Q. Liu³, K. Cheng¹, B. Haran¹, N. Possémé², A. Khakifirooz¹, N. Loubet³, S. Mehta¹, J. Kuss¹, V. Destefanis², N. Berliner¹, R. Sreenivasan¹, Y. Le Tiec², S. Kanakasabapathy¹, S. Schmitz¹, T. Levin¹, S. Luning⁴, T. Hook¹, M. Khare¹, G. Shahidi¹, B. Doris¹
¹IBM, ²CEA-LETI, ³STMicroelectronics, ⁴GLOBALFOUNDRIES, Albany NanoTech
- 3.2 **Statistical Variability in N-Channel UTB-FD-SOI MOSFETs under the Influence of RDF, LER, MGG and PBTI** ****99
S. Markov¹, N.M. Idris¹, A. Asenov^{1,2}
¹Device Modelling Group, School of Engineering, University of Glasgow, ²Gold Standard Simulations Ltd (GSS)
- 3.3 **Properties of 22nm Node Extremely-thin-SOI MOSFETs** *****9;
N. Rodriguez¹, F. Andrieu², C. Navarro¹, O. Faynot¹, F. Gamiz³, S. Cristoloveanu³
¹Dept. Electronics, University of Granada, ²CEA-LETI, ³IMEP-INP Grenoble MINATEC
- 3.4 **Surface Potential Based Model of UltraThin Fully Depleted SOI MOSFET for IC Simulations** ****!3
O. Rozeau, M.A. Jaud, T. Poiroux, M. Benosman
CEALETI (invited)
- 3.5 **An Exercise of ET/UTBB SOI CMOS Modeling and Simulation with BSIM-IMG** ****; 4
Q. Chen¹, X. Zhong¹, Y. Wu¹, N. Zhu¹, W. Huang¹, D. Lu², C. Hu³, B.Y. Nguyen⁴, O. Faynot¹
¹Accelicon Technologies Inc., ²University of California, Berkeley, ³Soitec, ⁴CEA-LETI (invited)
- 3.6 **TCAD Study of Back-gate Biasing in UTBB** ****; 6
T.B. Hook¹, S. Furkay¹, P. Kulkarni², F. Monsieur³
¹IBM SRDC, ²IBM Albany NanoTech, ³ST Microelectronics, Albany NanoTech
- 3.7 **Self-Heating Effects in Ultrathin FD SOI Transistors** ****; 8
N. Rodriguez¹, C. Navarro¹, F. Andrieu², O. Faynot¹, F. Gamiz³, S. Cristoloveanu³
¹Dept. Electronics, University of Granada, ²CEA-LETI, ³IMEP-INP Grenoble MINATEC
- 3.8 **Road to Vmin=0.4V LSIs with Least-Variability FDSOI and BackBias Control** ****; :
N. Sugii
LEAP (invited)

SESSION 4 Posters

SESSION CHAIRS

Denis Flandre, Université catholique de Louvain
Tom Hill, Sandia National Laboratories

- 4.1 **Method for Direct Characterizing Interface Traps in STI-type High Voltage SOI LDMOSFETs** "32:
Y. He, G. Zhang
Institute of Microelectronics and Key Laboratory of Microelectronics Devices and Circuits, Peking University
- 4.2 **Ultra-Thin SOI for 20nm Node and Beyond** "32
C. Aulnette¹, W. Schwarzenbach¹, N. Daval¹, O. Bonnin¹, B.Y. Nguyen¹, C. Mazure¹,
C. Maleville¹, K. Cheng², S. Ponoth², A. Khakifirooz², T. Hook², B. Doris²
¹*SOITEC, IBM Research at Albany Nanotech Center*
- 4.3 **Investigation of Hole Mobility in Ultrathin-Body SOI MOSFETs on (110) Surface: Effects of Silicon Thickness and Body Doping** "34
M. Poljak¹, V. Jovanović², T. Suligoj²
¹*FER-ZEMRIS, University of Zagreb, DIMES, Delft University of Technology*
- 4.4 **1/f Noise Measurements of Bonded SOS and Epi SOS Fully-Depleted MOSFETs to 10 MHz** "36
L.W. Chen, J.W. Roach, F.M. Rotella
Peregrine Semiconductor Corp.
- 4.5 **High-Q FDSOI Varactors for Wireless Radiation Sensing** "38
G. Vaidhyanathan, S.J. Koester
Department of Electrical Engineering, University of Minnesota-Twin Cities
- 4.6 **Charge Sensitive Amplifier Study in 2um FD SOI CMOS** "33:
L.S. Yee, E. Martin, E. Cortina, C. Renaux, D. Flandre
Université catholique de Louvain
- 4.7 **ESD Considerations for SOI Switch Design** "342
Y.Y. Chen, T.Y. Lee, E. Lawrence, J. Woods
Skyworks Solutions, Inc.
- 4.8 **SOI MESFETs for Extreme Environment Buck Regulators** "344
W. Lepkowski^{1,2}, M. Goryll¹, S.J. Wilk^{1,2}, Y. Zhang¹, J. Sochacki¹, T.J. Thornton^{1,2}
¹*Arizona State University, SJT Micropower Inc.*
- 4.9 **Pre-Silicon 22/20 nm Compact MOSFET Models for Bulk vs. FD SOI Low-Power Circuit Benchmarks** "346
D. Bol, S. Bernard, D. Flandre
ICTEAM Institute, Université catholique de Louvain
- 4.10 **Analysis of the Low-Frequency Noise of Junctionless Nanowire Transistors Operating in Saturation** "348
R.T. Doria¹, R.D. Trevisoli², M. de Souza¹, J.P. Colinge³, M.A. Pavanello^{1,2}
¹*Electrical Engineering Department, Centro Universitário da FEI, LSI/PSI/USP, University of São Paulo,*
³*Tyndall National Institute, UCC - Lee Maltings*

- 4.11 **Millimeter-Wave Power Amplifiers in 45nm CMOS SOI Technology** ****34:
J.H. Chen, S.R. Helmi, S. Mohammadi
Purdue University
-

SESSION 5 III-V and New Devices

SESSION CHAIRS

Nobuyuki Sugii, LEAP
Toshiro Hiramoto, University of Tokyo

- 5.1 **(III-V/Ge)-on-Insulator CMOS Technology** ****352
S. Takagi
University of Tokyo (invited)
- 5.2 **A Proposed High Manufacturability Strain Technology for High-k/Metal Gate SiGe-SOI CMOSFET** ****363
W.K. Yeh¹, C.Y. Cheng¹, Y.L. Yang², C.T. Lin³, C.M. Lai³, Y.W. Chen³, C. H. Hsu³, C.W. Yang³, P.Y. Chen¹
¹*Department of Electrical Engineering, National University of Kaohsiung,* ²*National Kaohsiung Normal University,* ³*Central R&D Division, UMC, I-Shou University*
- 5.3 **Features of Electron Mobility in Ultrathin-Body InGaAs-On-Insulator MOSFETs Down to Body Thickness of 2nm** ***365
M. Poljak¹, V. Jovanović², T. Suligoj¹
FER-ZEMRIS, University of Zagreb, DIMES, Delft University of Technology
- 5.4 **Assessment of IIIV MOSFET Architectures for Low Power Applications Using Static and Dynamic Numerical Simulation** ****367
M. Shi¹, J. Saint-Martin¹, A. Bourrel¹, D. Querlioz¹, P. Dollfus¹, J. Mo², N. Wichmann², L. Desplanque², X. Wallart², F. Danneville², S. Bollaert²
IEF, CNRS, Univ. Paris Sud, IEMN, CNRS / Univ. Lille1
- 5.5 **Steep-Subthreshold-Slope Devices on SOI** ****369
T.J. King Liu, P. Matheu, Z. Jacobson, S.H. Kim
Electrical Engineering and Computer Sciences Department, University of California, Berkeley (invited)
- 5.6 **Anomalous Floating-Body Effects in SOI MOSFETs: Low-Voltage CMOS?** ****36;
J.G. Fossum, Z. Lu
University of Florida
- 5.7 **Novel Architecture to Boost the Vertical Tunneling in Tunnel Field Effect Transistors** ****373
D. Leonelli^{1,2}, A. Vandooren¹, R. Rooyackers¹, A.S. Verhulst¹, C. Huyghebaert¹, S. De Gendt^{1,3}, M.M. Heyns^{1,4}, G. Groeseneken^{1,2}
¹*IMEC, Katholieke Universiteit Leuven, ESAT, Department of Electric Engineering,* ³*Katholieke Universiteit Leuven, Chemistry Department,* ⁴*Katholieke Universiteit Leuven, Department of Metallurgy and Materials Engineering*

SESSION 6 Materials and Substrate Engineering

SESSION CHAIRS

Frank Fournel, CEA-LETI
Horacio Mendez, SOI Consortium

- 6.1 **Integration of Gallium Nitride and Silicon: From Devices to Diamond** ****375
E. Piner
Texas State University (invited)
- 6.2 **Strain Reduction in Silicon-on-Sapphire by Wafer Bonding** ****384
G.P. Imthurn¹, A.M. Mischione¹, K. Landry², A. Vaufredaz², T. Barge², C. Lagahe-Blanchard²
Peregrine Semiconductor Corporation, Soitec
- 6.3 **Low-Temperature Properties of ZnO on Insulator MOSFETs** ****386
S.J. Chang¹, M. Bawedin², B. Bayraktaroglu³, J.H. Lee⁴, S. Cristoloveanu¹
¹*IMEP-LAHC (UMR 5130), Grenoble INP Minatec, IES, University of Montpellier* ^{2,3}*AFRL/RYD,*
⁴*Kyungpook National University*
- 6.4 **Mobility Profiles and Thermal Characterization of SOI and Si-on-SiC Hybrid Substrates** ****388
S. Lotfi, L.G. Li, Ö. Vallin, H. Norström, J. Olsson
Uppsala University, The Ångström Laboratory, Solid State Electronics
- 6.5 **Ellipsometry Measurements on Ultrathin Silicon on Insulator Films** *****38:
L. Grenouillet¹, Y. Le Tiec¹, Q.B. Vu², M. Vinet¹, J.D. LaRose³, V.K. Kamineni¹, N. Posseme¹,
J. Fullam², B.B. Doris², A.C. Diebold³
¹*CEA-LETI, IBM, College of Nanoscale Science & Engineering*

SESSION 7 Hot Topics

SESSION CHAIRS

Carlos Mazure, Soitec
Samuel Fung, TSMC

- 7.1 **Benefits and Challenges of FDSOI Technology for 14nm Node** ****392
O. Faynot
CEALETI (invited)
- 7.2 **The Future of SOI Transistor Technology** ****3: 3
B. Doris
IBM (invited)
- 7.3 **FinFET Technology: A Substrate Perspective** ****3; 7
H. Bu
IBM (invited)
- 7.4 **Variability Origins of FinFETs and Perspective Beyond 20nm Node** ****42;
T. Matsukawa, Y. Liu, K. Endo, S. O'uchi and M. Masahara
AIST (invited)

SESSION 8 ESD and RadHard Devices and SOI Circuits

SESSION CHAIRS

Jean-Luc Pelloie, ARM
Les Pakuli, DTRA/NTS

- 8.1 **Radiation Hardness of FDSOI and FinFET Technologies** ****445
M.L. Alles, R.D. Schrimpf, R.A. Reed, L.W. Massengill, R.A. Weller, M.H. Mendenhall, D.R. Ball, K.M. Warren, T.D. Loveless, J.S. Kauppila, B.D. Sierawski
Vanderbilt University Institute for Space and Defense Electronic (invited)
- 8.2 **ESD Protection in FinFET Technologies** ****447
S. Thijs
IMEC (invited)
- 8.3 **Asymmetric Self-Cascade Configuration to Improve the Analog Performance of SOI nMOS Transistors** ****464
M. de Souza¹, D. Flandre², M.A. Pavanello¹
Department of Electrical Engineering, Centro Universitário da FEI,² Electrical Engineering Department, ICTEAM Institute, Université catholique de Louvain
- 8.4 **Comparison of Small-Signal Output Conductance Frequency Dependence in UTBB SOI MOSFETs with and without Ground Plane** ****466
S. Makovejev¹, J.P. Raskin¹, D. Flandre², S. Olsen³, F. Andrieu³, T. Poiroux³, V. Kilchytska²
School of Electrical, Electronic and Computer Engineering, Newcastle University,¹ ICTEAM Institute,² Université catholique de Louvain,³ CEA-LETI, MINATEC Campus
- 8.5 **Ultra-high-efficiency Co-integrated Photovoltaic Energy Scavenger** ****468
G. Gosset, O. Bulteel, P. Baijot, D. Flandre
Université catholique de Louvain (UCL), ICTEAM Institute

SESSION 9 Memories

SESSION CHAIRS

Gary Bronner, Rambus
Geng Wang, IBM

- 9.1 **Novel Memory Ideas using Floating Body Effects** ****46:
J. Cho
Global Foundries (invited)
- 9.2 **BJT Effect Analysis in p-and n-SOI MuGFETs with High-k Gate Dielectrics and TiN Metal Gate Electrode for a 1T-DRAM Application** ****483
M. Galetti¹, M. Rodrigues¹, J. A. Martino¹, N. Collaert², E. Simoen², M. Aoulaiche², M. Jurczak², C. Claeys²
LSI/PSI/USP, University of São Paulo,¹ imec,² E.E. Dept., KU Leuven
- 9.3 **Comparative Study of Tri-gate Flash Memories with Split and Stack Gates** ****485
T. Kamei¹, Y.X. Liu², T. Matsukawa², K. Endo², S.O'uchi², J. Tsukada², H. Yamauchi², Y. Ishikawa¹, T. Hayashida¹, K. Sakamoto¹, A. Ogura², M. Masahara²
School of Science and Technology, Meiji University,¹ AIST
- 9.4 **High Density DRAM for Space Utilizing Embedded DRAMs Macros in 32nm SOI CMOS** ***487
J. Popp
Boeing Research and Technology (invited)

SESSION 10 MEMS and Sensors

SESSION CHAIRS

Chang-Lee Chen, MIT Lincoln Laboratory
Jeremy Popp, Boeing Research and Technology

- 10.1 **Sensing and MEMS Devices in ThinFilm SOI MOS Technology** ****498
J.P. Raskin
Université catholique de Louvain (invited)
- 10.2 **Innovative Frequency Output Pressure Sensor with Single SOI nMOSFET Suspended Transducer** ****4; 7
B. Olbrechts, B. Rue, D. Flandre and J.P. Raskin
Information and Communication Technologies, Electronics and Applied Mathematics (ICTEAM) Université catholique de Louvain
- 10.3 **A SOI CMOS Smart Strain Sensor** ****4; 9
B. Rue, B. Olbrechts, J.P. Raskin, D. Flandre
Institute of Information and Communications Technologies, Electronics and Applied Mathematics (ICTEAM) Université catholique de Louvain

SESSION 11 LATE NEWS

SESSION CHAIRS

Uygar Avici, Intel
Frederic GIANESELLO, STMicroelectronics

- 11.1 **SOI Circuits Powered by Embedded Solar Cell** ****4; ;
C.L. Chen, C.K. Chen, and S.A. Vitale
Lincoln Laboratory, Massachusetts Institute of Technology
- 11.2 **Experimental Study of Carrier Transport in Ultra-Thin Body GeOI MOSFETs** ***523
C.H. Lee^{1,2}, T. Nishimura^{1,2}, T. Tabata^{1,2}, D. Zhao¹, R. Ifuku^{1,2}, K. Nagashio^{1,2}, K. Kita^{1,2}, and A. Toriumi¹
¹*Department of Materials Engineering, The University of Tokyo, JST-CREST*
²*Department of Materials Engineering, The University of Tokyo, JST-CREST*
- 11.3 **Novel Analysis of Impact of Single Dopants on Sub-15nm Channel Length FDSOI NMOSFETs Utilizing Cryogenic Measurements** ****525
V. Deshpande, R. Wacquez, M. Vinet, X. Jehl, B. Roche, B. Voisin, M. Sanquer, J. Mazurier, O. Weber, L. Tosti, L. Brévard, P. Perreau, F. Andrieu, T. Poiroux, and O. Faynot
CEA/LETI Minatec and CEA-INAC