

2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip

(VLSI-SoC 2011)

**Kowloon, Hong Kong
3-5 October 2011**



IEEE Catalog Number: CFP11LSI-PRT
ISBN: 978-1-4577-0171-9

TABLE OF CONTENTS

A Low Cost CMOS Polarimetric Ophthalmoscope Scheme for Cerebral Malaria Diagnostics	1
<i>Xiaojin Zhao, Amine Bermak, Farid Boussaid</i>	
Multimodal Proton and Fluorescence Image Sensor for Bio Applications	5
<i>Hirokazu Nakazawa, Makoto Ishida, Kazuaki Sawada</i>	
Fabrication of a Flexible Neural Interface Device with Cmos-Based Smart Electrodes.....	10
<i>Toshihiko Noda, Takuya Kitao, Takasuke Ito, Kiyotaka Sasagawa, Takashi Tokuda, Yasuo Terasawa, Hiroyuki Tashiro, Hiroyuki Kanda, Takashi Fujikado, Jun Ohta</i>	
Micro CMOS Image Sensor for Multi-area Imaging.....	15
<i>Kiyotaka Sasagawa, Hiroyuki Masuda, Ayato Tagawa, Takuma Kobayashi, Toshihiko Noda, Takashi Tokuda, Jun Ohta</i>	
A Novel Low-Leakage 8T Differential SRAM Cell.....	19
<i>Khawar Sarfraz</i>	
Area-Efficient 3-Input Decimal Adders Using Simplified Carry and Sum Vectors.....	25
<i>Tso-Bing Juang, Hsin-Hao Peng, Chao-Tsung Kuo</i>	
STT-RAM based Energy-Efficiency Hybrid Cache for CMPs	31
<i>Jianhua Li, Chun Jason Xue, Yinlong Xu</i>	
Embedded MRAM for High-speed Computing	37
<i>W. S. Zhao, Y. Zhang, Y. Lakys, J.-O. Klein, L. Torres, L. V. Cagnini, R. M. Brum, D. Revelosona, C. Chappert</i>	
A High Efficiency Synchronous Buck Converter with Adaptive Dead Time Control for Dynamic Voltage Scaling Applications	43
<i>Shaowei Zhen, Bo Zhang, Ping Luo, Kang Yang, Xiaohui Zhu, Jiangkun Li</i>	
A Low-Power Ultra-Fast Capacitor-Less LDO with Advanced Dynamic Push-Pull Techniques.....	49
<i>Xin Ming, Ze-Kun Zhou, Bo Zhang</i>	
Generating High Tail Accuracy Gaussian Random Numbers in Hardware using Central Limit Theorem	55
<i>Jamshaid Sarwar Malik, Jameel Nawaz Malik, Ahmed Hemani, N. D. Gohar</i>	
Adaptive Priority Toggle Asynchronous Tree Arbiter for AER-based Image Sensor	61
<i>Aung Myat Thu Linn, Do Anh Tuan, Chen Shoushun, Yeo Kiat Seng</i>	
MUX-MCM Based Quantization VLSI Architecture for H.264/AVC High Profile Encoder	67
<i>Jiang Ying, Xinhua Chen, Yibo Fan, Xiaoyang Zeng</i>	
Topology Synthesis of Analog Circuits with Yield Optimization and Evaluation using Pareto Fronts.....	73
<i>Oliver Mitea, Markus Meissner, Lars Hedrich</i>	
New 12-bit Source-Follower Track-and-Hold Circuit Suitable for High-Speed Applications	77
<i>Marcel Veloso Campos, Andre Luis Fortunato, Carlos Alberto Dos Reis Filho</i>	
A Low-Loss Rectifier Unit for Inductive-Powering of Biomedical Implants.....	81
<i>Qingyun Ma, Mohammad Rafiqul Haider, Yehia Massoud</i>	
Prospects of 3D Inductors on Through Silicon Vias Processes for 3D ICs	85
<i>Giorgos I. Bontzios, Michael G. Dimopoulos, Alkis A. Hatzopoulos</i>	
Performance Evaluation of Air-gap-Based Coaxial RF TSV for 3D NoC	89
<i>Le Yu, Haigang Yang, Jia Zhang, Wei Wang</i>	
Comparative ODE benchmarking of unidirectional and bidirectional DP networks for 3D-IC	93
<i>K. P. Lam, Terrence S. T. Mak, C.-S. Poon</i>	
Worst Case Analysis for Evaluating VLSI Circuit Performance Bounds using an Optimization Method.....	97
<i>Siwat Saibua, Liuxi Qian, Dian Zhou</i>	
An Easily Testable Routing Architecture of FPGA	101
<i>Masahiro Iida, Kazuki Inoue, Motoki Amagasaki, Toshinori Sueyoshi</i>	
Minimizing redundancy-based Motion Estimation design for High-Definition	105
<i>Jeong Hoon Kim, In Jung Lyu, Hyun June Lyu, Jun Rim Choi</i>	
FPGA Implementation of High Sampling Rate in-Car Non-Stationary Noise Cancellation Based on Adaptive Wiener Filter.....	109
<i>Hong-Yuan Jheng, Yen-Hsiang Chen, Shanq-Jang Ruan, Ziming Qi</i>	
MCM-Based Implementation of Block FIR Filters for High-Speed and Low-Power Applications.....	113
<i>Pramod Kumar Meher, Yu Pan</i>	
1024-Point Pipeline FFT Processor with Pointer FIFOs based on FPGA.....	117
<i>Guanwen Zhong, Hongbin Zheng, Zhenhua Jin, Dihu Chen, Zhiyong Pang</i>	

A 230mV 8-bit Sub-threshold Microprocessor for Wireless Sensor Network	121
<i>Wei Jin, Sheng Lu, Weifeng He, Zhigang Mao</i>	
Exploiting Maximum Throughput in 3D Multicore Architectures with Stacked NUCA Cache.....	125
<i>Asim Khan, Kyungsu Kang, Chong-Min Kyung</i>	
Run-time Self-tuning Banked Loop Buffer Architecture for Power Optimization of Dynamic Workload Applications	131
<i>Antonio Artes, Ashoka Visweswara Sathanur, Francky Catthoor, Jose L. Ayala, Jos Huisken</i>	
Improvements to Satisfiability-based Boolean Function Bi-Decomposition	137
<i>Huan Chen, Joao Marques-Silva</i>	
A Hybrid Algorithm for the Optimization of Area and Delay in Linear DSP Transforms.....	143
<i>Levent Aksoy, Eduardo Costa, Paulo Flores, Jose Monteiro</i>	
Early Planning for RT-Level Delay Insertion during Clock Skew-Aware Register Binding	149
<i>Keisuke Inoue, Mineo Kaneko</i>	
Frequency-Domain Transient Analysis of Multitime Partial Differential Equation Systems	155
<i>Haotian Liu, Fengrui Shi, Yuanzhe Wang, Ngai Wong</i>	
Post-Silicon Failing-Test Generation through Evolutionary Computation	159
<i>Ernesto Sanchez, Giovanni Squillero, Alberto Tonda</i>	
Communication-aware Middleware-based Design-Space Exploration for Networked Embedded Systems	163
<i>F. Fummi, D. Quaglia, F. Stefanini</i>	
A General Statistical Estimation for Application Mapping in Network-on-Chip	167
<i>Naifeng Jing, Weifeng He, Zhigang Mao</i>	
On-chip Structure and Addressing Scheme Design for 2-D Block Data Processing in a 64-core Array System.....	171
<i>Jing Xie, Huimin Xing, Zhigang Mao</i>	
Communication Centric On-Chip Power Grid Models for Networks-On-Chip	175
<i>Nizar Dahir, Terrence Mak, Alex Yakovlev</i>	
A Clock-less Transceiver for Global Interconnect.....	179
<i>Jian-Fei Jiang, Xu Wang, Wei-Guang Sheng, Wei-Feng He, Zhi-Gang Mao</i>	
An Optimized TTA-like Vertex Shader Datapath for Embedded 3D Graphics Processing Unit	183
<i>Jizeng Wei, Yisong Chang, Wei Guo, Jizhou Sun</i>	
A Fault-tolerant Network-on-Chip Design using Dynamic Reconfiguration of Partial-Faulty Routing Resources.....	187
<i>Zhiliang Qian, Ying Fei Teh, Chi-Ying Tsui</i>	
Communication Service for Hardware Tasks Executed on Dynamic and Partial Reconfigurable Resources.....	191
<i>Surya Narayanan, Ludovic Devaux, Daniel Chillet, Ioannis Sourdis</i>	
Combinational Logic Synthesis for Material Implication	195
<i>Anupam Chattopadhyay, Zoltan Rakosi</i>	
SNM-Aware Power Reduction and Reliability Improvement in 45nm SRAMs.....	199
<i>Seokjoong Kim, Matthew R. Guthaus</i>	
Self-dependent Equivalent Circuit Modeling of Electrostatic Comb Transducers for Integrated MEMS.....	203
<i>Toshiyuki Tsuchiya, Hiroyuki Tokusaki, Yoshikazu Hirai, Koji Sugano, Osamu Tabata</i>	
Wide-Band Piezoresistive Aero-Acoustic Microphone	209
<i>Zhijian Zhou, Man Wong, Libor Rufer</i>	
Designs for Improving the Performance of an Electro-thermal in-Plane Actuator	215
<i>Alex Man Ho Kwan, Sichao Song, Xing Lu, Lei Lu, Chunmei Huang, Akira Taniyama, Yoshihide Makino, So Nishino, Toshiyuki Tsuchiya, Osamu Tabata, Yan Gao, William Hau, Fan Zeng, Man Wong</i>	
Uniform Carbon Nanotube Diameter and Nanoarray Pitch for VLSI of 16nm P-channel MOSFETs.....	221
<i>Yanan Sun, Volkan Kursun</i>	
3D NoC using Through Silicon Via: An Asynchronous Implementation	227
<i>Pascal Vivet, Denis Dutoit, Yvain Thonnart, Fabien Clermidy</i>	
ThruChip Interface (TCI) for 3D Networks on Chip	233
<i>Tadahiro Kuroda</i>	
Layout Guidelines for 3D Architectures including Optical Ring Network-on-Chip (ORNoC).....	237
<i>Sebastien Le Beux, Jelena Trajkovic, Ian O'Connor, Gabriela Nicolescu</i>	
Towards Future VLSI Interconnects Using Aligned Carbon Nanotubes	243
<i>Yang Chai, Minghui Sun, Zhiyong Xiao, Yuan Li, Min Zhang, Philip C. H. Chan</i>	
New SEC-DED-DAEC Codes for Multiple Bit Upsets Mitigation in Memory	249
<i>Zhu Ming, Xiao Li Yi, Luo Hong Wei</i>	

Self-Test Method and Recovery Mechanism for High Frequency TSV Array	255
<i>Jia Zhang, Le Yu, Haigang Yang, Y. L. Xie, F. B. Zhou, Wei Wang</i>	
Fault Tolerant Design for Low Power Hierarchical Search Motion Estimation Algorithms	261
<i>Charvi Dhoot, Vincent J. Mooney, Shubhajit Roy Chowdhury, Lap Pui Chau</i>	
C-Routing: An Adaptive Hierarchical NoC Routing Methodology	267
<i>Manas Kumar Puthal, Virendra Singh, M. S. Gaur, Vijay Laxmi</i>	
On the Functional Test of Branch Prediction Units based on Branch History Table	273
<i>E. Sanchez, M. Sonza Reorda, A. Tonda</i>	
Agent-based On-Chip Network Using Efficient Selection Method	279
<i>Masoumeh Ebrahimi, Masoud Daneshthalab, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen</i>	
Network-on-Chip Multicasting with Low Latency Path Setup	285
<i>Wenmin Hu, Zhonghai Lu, Axel Jantsch, Hengzhu Liu, Botao Zhang, Dongpei Liu</i>	
A Fault-Tolerant NoC Using Combined Link Sharing and Partial Fault Link Utilization Scheme	291
<i>Ying Fei Teh, Zhiliang Qian, Chi-Ying Tsui</i>	
Two-Levels of Adaptive Buffer for Virtual Channel Router in NoCs	297
<i>Caroline Concatto, Anelise Kologeski, Luigi Carro, Gianluca Palermo, Cristina Silvano</i>	
System-Level Infrastructure for Boot-time Testing and Configuration of Networks-on-Chip with Programmable Routing Logic	303
<i>Alberto Ghiribaldi, Daniele Ludovici, Michele Favalli, Davide Bertozi</i>	
Multirate Hybrid Continuous-Time/Discrete-time Cascade 2-2 $\Sigma\Delta$ Modulator for Wideband Telecom	309
<i>J. Gerardo Garcia-Sanchez, Jose M. De La Rosa</i>	
A Voltage Mode Power Converter with the Function of Digitally Duty Cycle Tuning	314
<i>Xiaohui Zhu, Ping Luo, Shaowei Zhen, Kang Yang, Jiangkun Li, Zekun Zhou</i>	
A High Performance Band-pass DAC Architecture and Design Targeting a Low Voltage Silicon Process	320
<i>Brendan Mullane, Vincent O'Brien</i>	
Clockless Asynchronous Delta Modulator Based ADC for Smart Dust Applications	326
<i>Venkata Narasimha Manyam, Dhurv Chhetri, J. Jacob Wikner</i>	
Low Latency and Energy Efficient Multicasting Schemes for 3D NoC-based SoCs	332
<i>Xiaohang Wang, Maurizio Palesi, Mei Yang, Yingtao Jiang, Michael C. Huang, Peng Liu</i>	
3D Integration and the Limits of Silicon Computation	338
<i>Dinesh Pamunuwa, Matthew Grange, Roshan Weerasekera, Axel Jantsch</i>	
Architecture and Design of a Programmable 3D-Integrated Cellular Processor Array for Image Processing	344
<i>Alexey Lopich, Piotr Dudek</i>	
Cycle Avoidance in 2D/3D Bidirectional Graphs using Shortest-path Dynamic Programming Network	349
<i>K. P. Lam, Terrence S. T. Mak, C.-S. Poon</i>	
A Battery-free Energy Harvesting System with the Switch Capacitor Sampler (SCS) Technique for High Power Factor in Smart Meter Applications	354
<i>Tzu-Chi Huang, Yao-Yi Yang, Yu-Huei Lee, Ming-Jhe Du, Shih-Hsien Cheng, Ke-Horng Chen</i>	
A Subthreshold Digital Maximum Power Point Tracker for Micropower Piezoelectric Energy Harvesting Applications	358
<i>Joseph Sankman, Dongsheng Ma</i>	
Interface Model Based Cyber-Physical Energy System Design for Smart Grid	363
<i>Janet Roveda, Susan Lysecky, Young-Jun Son, Hyungtaek Chang, Anita Annamalai, Xiao Qin</i>	
Design and Analysis of On-Chip Charge Pumps for Micro-Power Energy Harvesting Applications	369
<i>Wing-Hung Ki, Yan Lu, Feng Su, Chi-Ying Tsui</i>	
Systemc AMS Behavioral Modeling of a CMOS Video Sensor	375
<i>Fabio Cenni, Serge Scotti, Emmanuel Simeu</i>	
Context-aware Compiled Simulation of Out-of-Order Processor Behavior Based on Atomic Traces	381
<i>Roman Plyaskin, Andreas Herkersdorf</i>	
Positive Realization of Reduced RLCM Nets	387
<i>Jorge Fernandez Villena, L. Miguel Silveira</i>	
3D-IC Floorplanning: Applying Meta-optimization to Improve Performance	393
<i>Felipe Frantz, Lioua Labrak, Ian O'Connor</i>	
A More Efficient Arrangement of the Sparse LU Factorization for the Large-Scale Circuit Analysis	399
<i>Josef Dobes, David Cerny, Abhimanyu Yadav</i>	
State Space Optimization within the DEVS Model of Computation for Timing Efficiency	405
<i>H. Gregor Molter, Andre Seffrin, Sorin A. Huss</i>	
High-Throughput Pipelined Realization of Adaptive FIR Filter Based on Distributed Arithmetic	411
<i>Pramod Kumar Meher, Sang Yoon Park</i>	

A Full-mode FME VLSI Architecture Based on 8x8/4x4 Adaptive Hadamard Transform For QFHD	
H.264/AVC Encoder.....	417
<i>Jialiang Liu, Xinhua Chen, Yibo Fan, Xiaoyang Zeng</i>	
Robust Design of Sub-threshold Flip-Flop Cells for Wireless Sensor Network.....	423
<i>Wei Jin, Sheng Lu, Weifeng He, Zhigang Mao</i>	
Author Index	