

# **2011 IEEE 29th International Conference on Computer Design (ICCD 2011)**

**Amherst, Massachusetts, USA  
9-12 October 2011**



**IEEE Catalog Number: CFP11ICD-PRT  
ISBN: 978-1-4577-1953-0**

## Table of Contents

Welcome Message .....	IX
Organizing Committee .....	X
Program Committee .....	XI
External Reviewers .....	XIV
Keynote Presentations .....	XVI
Conference Panel .....	XIX

### Keynote Sessions

Memory Coherence in the Age of Multicores .....	1
<i>Mieszko Lis, Keun Sup Shim, Myong Hyon Cho and Srinivas Devadas</i>	
The Convergence of HPC and Embedded Systems in our Heterogeneous Computing Future .....	9
<i>David Kaeli and David Akodes</i>	

### Session 1

#### Networks on Chip (Systems Track)

A GALS Network-on-Chip based on Rationally-Related Frequencies .....	12
<i>Jean-Michel Chabloz and Ahmed Hemani</i>	
EM and Circuit Co-simulation of a Reconfigurable Hybrid Wireless NoC on 2D ICs .....	19
<i>Ankit More and Baris Taskin</i>	
Leveraging Torus Topology with Deadlock Recovery for Cost-Efficient On-Chip Network .....	25
<i>Minjeong Shin and John Kim</i>	
A Dynamic and Distributed TDM Slot-Scheduling Protocol for QoS-Oriented Networks-on-Chip ..	31
<i>Nicola Concer, Andrea Vesco, Riccardo Scopigno and Luca P. Carloni</i>	

#### Efficient Energy Architectures (Architecture Track)

DPPC: Dynamic Power Partitioning and Capping in Chip Multiprocessors .....	39
<i>Kai Ma, Xiaorui Wang and Yefu Wang</i>	
A Machine Learning Approach to Modeling Power and Performance of Chip Multiprocessors .....	45
<i>Changshu Zhang, Arun Ravindran, Kushal Datta, Arindam Mukherjee and Bharat Joshi</i>	
Using Content-Aware Bitcells to Reduce Static Energy Dissipation .....	51
<i>Fahrettin Koc, Osman Seckin Simsek and Oguz Ergin</i>	
Tree Structured Analysis on GPU Power Study .....	57
<i>Jianmin Chen, Bin Li, Ying Zhang, Lu Peng and Jih-Kwon Peir</i>	

**Recent Advances in EDA (EDA Track)**

Pre-Assignment RDL Routing via Extraction of Maximal Net Sequence .....	65
<i>Jin-Tai Yan and Zhi-Wei Chen</i>	
Path Aware Event Scheduler in HoldAdvisor for Fixing Min Timing Violations .....	71
<i>Tong Xiao, Harshinder Bagga, George Chen, Richard Cheung and Raghu Pattipati</i>	
A Tool Set for the Design of Asynchronous Circuits with Bundled-data Implementation .....	78
<i>Minoru Iizuka, Naohiro Hamada, Hiroshi Saito, Ryoichi Yamaguchi and Minoru Yoshinaga</i>	
Applying Verification Intention for Design Customization via Property Mining under Constrained Testbenches .....	84
<i>Chih-Neng Chung, Chia-Wei Chang, Kai-Hui Chang and Sy-Yen Kuo</i>	

**Session 2****Test and Verification**

Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores .....	90
<i>Dean Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim and Hsien-Hsin Lee</i>	
Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis .....	96
<i>Yu Zhang and Vishwani Agrawal</i>	
Enhanced Symbolic Simulation of a Round-robin Arbiter .....	102
<i>Yongjian Li, Naiju Zeng, William N. N. Hung and Xiaoyu Song</i>	
Using Analog Circuit Behavior to Generate SystemC Events for an Acceleration of Mixed-Signal Simulation .....	108
<i>Stefan Hoelldampf, Daniel Zaum, Markus Olbrich and Erich Barke</i>	

**Microarchitectural Techniques (Architecture Track)**

An Optimized Scaled Neural Branch Predictor .....	113
<i>Daniel Jimenez</i>	
TAP Prediction: Reusing Conditional Branch Predictor for Indirect Branches with Target Address Pointers .....	119
<i>Zichao Xie, Dong Tong, Mingkai Huang, Xiaoyin Wang, Qinqing Shi and Xu Cheng</i>	
Simultaneous Continual Flow Pipeline Architecture .....	127
<i>Komal Jothi, Mageda Sharafeddine and Haitham Akkary</i>	
Thread-aware Dynamic Shared Cache Compression in Multi-core Processors .....	135
<i>Yuejian Xie and Gabriel Loh</i>	

**Memristor and Signal Processing (Logic and Circuits Track)**

Memristor-based IMPLY Logic Design Procedure .....	142
<i>Shahar Kvatinsky, Eby G. Friedman, Avinoam Kolodny and Uri C. Weiser</i>	

A Memristor-based Memory Cell Using Ambipolar Operation . . . . .	148
<i>Pilin Junsangsri and Fabrizio Lombardi</i>	
Using Stochastic Computing to Implement Digital Image Processing Algorithms . . . . .	154
<i>Peng Li and David Lilja</i>	
A Simple Pipelined Squaring Circuit for DSP . . . . .	162
<i>Vladimir Risojevic, Aleksej Avramovic, Zdenka Babic and Patricio Bulic</i>	

### Session 3

#### Energy and Thermal-Aware Design (Systems Track)

AURA: An Application and User Interaction Aware Middleware Framework for Energy Optimization in Mobile Devices . . . . .	168
<i>Brad Donohoo, Chris Ohlsen and Sudeep Pasricha</i>	
Energy-Efficient Multi-Level Cell Phase-Change Memory System with Data Encoding . . . . .	175
<i>Jue Wang, Xiangyu Dong, Guangyu Sun, Dimin Niu and Yuan Xie</i>	
Distributed Thermal Management for Embedded Heterogeneous MPSoCs with Dedicated Hardware Accelerators . . . . .	183
<i>Yen-Kuan Wu, Shervin Sharifi and Tajana Rosing</i>	
Energy-Aware Standby-Sparing Technique for Periodic Real-Time Applications . . . . .	190
<i>Mohammad A. Haque, Hakan Aydin and Dakai Zhu</i>	
A Queueing Theoretic Approach for Performance Evaluation of Low-Power Multi-core Embedded Systems . . . . .	198
<i>Arslan Munir, Ann Gordon-Ross and Sanjay Ranka</i>	

#### Reversible Logic and Special Arithmetic Blocks (Logic and Circuits Track)

A Study on Relating Redundancy Removal in Classical Circuits to Reversible Mapping . . . . .	206
<i>Sayeeda Sultana, Katarzyna Radecka and Yu Pang</i>	
Positive Davio-based Synthesis Algorithm for Reversible Logic . . . . .	212
<i>Yu Pang, Shaoquan Wang, Zhilong He, Jinzhao Lin, Sayeeda Sultana and Katarzyna Radecka</i>	
Special-Purposed VLIW Architecture for IEEE-754 Quadruple Precision Elementary Functions on FPGA . . . . .	219
<i>Lei Yuanwu, Dou Yong, Shen Li, Zhou Jie and Guo Song</i>	
Fast and Compact Binary-to-BCD Conversion Circuits for Decimal Multiplication . . . . .	226
<i>Osama Al-Khaleel, Zakaria Al-Qudah, Mohammad Al-Khaleel, Christos Papachristou and Francis Wolff</i>	

### Session 4

#### Best Papers

RoShaQ: High-Performance On-Chip Router with Shared Queues . . . . .	232
<i>Anh Tran and Bevan Baas</i>	

Hybrid System Level Power Consumption Estimation for FPGA-Based MPSoC . . . . .	239
<i>Santhosh Kumar Rethinagiri, Rabie Ben Atitallah, Smail Niar, Eric Senn and Jean-Luc Dekeyser</i>	

## Session 5

### New Techniques for System-Level Simulation and Optimization (EDA Track)

Video Quality-Driven Buffer Dimensioning in MPSoC Platforms via Prioritized Frame Drops . . . . .	247
<i>Deepak Gangadharan, Ma Haiyang, Samarjit Chakraborty and Roger Zimmermann</i>	
Techniques for LI-BDN Synthesis for Hybrid Microarchitectural Simulation . . . . .	253
<i>Tyler Harris, Zhuo Ruan and David Penry</i>	
Runtime Adaptable Concurrent Error Detection for Linear Digital Systems . . . . .	261
<i>Yu Liu and Kaijie Wu</i>	

### Topology and Physical Design (Logic and Circuits Track)

A Novel Shared-buffer Router for Network-on-chip Based on Hierarchical Bit-line Buffer . . . . .	267
<i>Wei Shi, Weixia Xu, Hongguang Ren, Qiang Dou, Zhiying Wang, Li Shen and Cong Liu</i>	
ROA-Brick Topology for Rotary Resonant Clocks . . . . .	273
<i>Ying Teng, Jianchao Lu and Baris Taskin</i>	
Impact and Optimization of Lithography-aware Regular Layout in Digital Circuit Design. . . . .	279
<i>Vinicius Dal Bem, Paulo F. Butzen, Felipe S. Marranghello, Andre I. Reis and Renato P. Ribas</i>	

## Session 6

### Special Session on Hardware Trust: Capture the Chip

Blue Team Red Team Approach to Hardware Trust Assessment . . . . .	285
<i>Jeyavijayan Rajendran, Vinayaka Jyothi and Ramesh Karri</i>	
Circumventing a Ring Oscillator Approach to FPGA-Based Hardware Trojan Detection . . . . .	289
<i>Justin Rilling, David Graziano, Jamin Hitchcock, Tim Meyer, Xinying Wang, Phillip Jones and Joseph Zambreno</i>	
Hardware Trojans: The Defense and Attack of Integrated Circuits . . . . .	293
<i>Trey Reece and William Robinson</i>	
Sequential Hardware Trojan: Side-channel Aware Design and Placement . . . . .	297
<i>Xinmu Wang, Seetharam Narasimhan, Aswin Krishna, Tatini Mal-Sarkar and Swarup Bhunia</i>	
Implementing Hardware Trojans: Experiences from a Hardware Trojan Challenge . . . . .	301
<i>Georg T. Becker, Ashwin Lakshminarasimhan, Lang Lin, Sudheendra Srivathsa, Vikram Suresh and Wayne Burseson</i>	
Is Single-Scheme Trojan Prevention Sufficient? . . . . .	305
<i>Yier Jin and Yiorgos Makris</i>	
Red Team: Design of Intelligent Hardware Trojans with Known Defense Schemes . . . . .	309
<i>Xuehui Zhang, Nicholas Tuzzio and Mohammad Tehranipoor</i>	

**Session 7****Memories and Caches (Logic and Circuits Track)**

- Evaluation of Issue Queue Delay: Banking Tag RAM and Identifying Correct Critical Path . . . . . 313  
*Kyohei Yamaguchi, Yuya Kora and Hideki Ando*
- Modeling and Design of a Nanoscale Memory Cell for Hardening to a Single Event with Multiple Node Upset . . . . . 320  
*Sheng Lin, Yong-Bin Kim and Fabrizio Lombardi*
- Multi-Level Wordline Driver for Low Power SRAMs in Nano-Scale CMOS Technology . . . . . 326  
*Farshad Moradi, Georgios Panagopoulos, Georgios Karakonstantis, Dag Wisland, Hamid Mahmoodi, Jens Kargaard Madsen and Kaushik Roy*
- Dynamic Fine-Grain Body Biasing of Caches with Latency and Leakage 3T1D-Based Monitors . . . 332  
*Shrikanth Ganapathy, Ramon Canal, Antonio Gonzalez and Antonio Rubio*

**Systems Potpourri (Systems Track)**

- Adaptable Architectures for Distributed Visual Target Tracking . . . . . 339  
*Domenic Forte and Ankur Srivastava*
- Improving GPU Robustness by Making Use of Faulty Parts . . . . . 346  
*Artem Durytskyy, Mohamed Zahran and Ramesh Karri*
- Functional Correctness for CMP Interconnects . . . . . 352  
*Rawan Abdel-Khalek, Ritesh Parikh, Andrew Deorio and Valeria Bertacco*
- Task Model for On-Chip Communication Infrastructure Design for Multicore Systems . . . . . 360  
*Bharath Phanibhushana, Kunal Ganeshpure and Sandip Kundu*

**Session 8****Memory and Cache Architectures (Systems Track)**

- Exploring the Vulnerability of CMPs to Soft Errors with 3D Stacked Non-Volatile Memory . . . . . 366  
*Guangyu Sun, Eren Kursun and Yuan Xie*
- A Morphable Phase Change Memory Architecture Considering Frequent Zero Values . . . . . 373  
*Mohammad Arjomand, Amin Jadidi, Ali Shafiee and Hamid Sarbazi-Azad*
- An Energy- and Performance-Aware DRAM Cache Architecture for Hybrid DRAM/PCM Main Memory Systems . . . . . 381  
*Hyung Gyu Lee, Seungcheol Baek, Chrysostomos Nicopoulos and Jongman Kim*
- The DIMM Tree Architecture: A High Bandwidth and Scalable Memory System . . . . . 388  
*Kanit Therdsteerasukdi, Gyungsu Byun, Jeremy Ir, Glenn Reinman, Jason Cong and Frank Chang*

**Reliable and Adaptive Architectures (Architecture Track)**

- CPACT - The Conditional Parameter Adjustment Cache Tuner for Dual-Core Architectures . . . . . 396  
*Marisha Rawlins and Ann Gordon-Ross*

SoftBeam: Precise Tracking of Transient Faults and Vulnerability Analysis at Processor Design Time .....	404
<i>Michael Gschwind, Valentina Salapura, Catherine Trammell and Sally Mckee</i>	
ARCC: A Case for an Architecturally Redundant Cache-coherence Architecture for Large Multicores .....	411
<i>Omer Khan, Henry Hoffmann, Mieszko Lis, Farrukh Hijaz, Anant Agarwal and Srinivas Devadas</i>	
Adaptive Execution Assistance for Multiplexed Fault-Tolerant Chip Multiprocessors .....	419
<i>Pramod Subramanyan, Virendra Singh, Kewal Saluja and Erik Larsson</i>	
<b>Poster Session</b>	
Analysis of On-chip Interconnection Network Interface Reliability in Multicore Systems .....	427
<i>Yong Zou, Yi Xiang and Sudeep Pasricha</i>	
AIG Rewriting Using 5-input Cuts .....	429
<i>Nan Li and Elena Dubrova</i>	
FIMSIM: A Fault Injection Infrastructure for Microarchitectural Simulators .....	431
<i>Gulay Yalcin, Osman Unsal, Adrian Cristal and Mateo Valero</i>	
A Reconfigurable Fault-Tolerant Routing Algorithm to Optimize the Network-on-Chip Performance and Latency in Presence of Intermittent and Permanent Faults .....	433
<i>Reyhaneh Jabbarvand Behrouz, Mehdi Modarressi and Hamid Sarbazi-Azad</i>	
3D vs. 2D Analysis of FinFET Logic Gates under Process Variations .....	435
<i>Sourindra Chaudhuri and Niraj Jha</i>	
Precise Exception Support for Decoupled Run-Time Monitoring Architectures .....	437
<i>Dan Deng and Edward Suh</i>	
Analysis of Reliability of Flip-Flops under Transistor Aging Effects in Nano-scale CMOS Technology .....	439
<i>Vikram Rao and Hamid Mahmoodi</i>	
Towards a Tool for Implementing Delay-Free ECC in Embedded Memories .....	441
<i>Thierry Bonnoit, Michael Nicolaidis and Nacer-Eddine Zergainoh</i>	
A Novel Software-based Defect-tolerance Approach for Application-specific Embedded Systems ..	443
<i>Da Cheng and Sandeep Gupta</i>	
Output Process of Variable Bit-Rate Flows in On-chip Networks Based on Aggregate Scheduling ..	445
<i>Fahimeh Jafari, Axel Jantsch and Zhonghai Lu</i>	
Comparative Analysis of Copper and CNT Interconnects for H-Tree Clock Distribution .....	447
<i>Vish Ganti and Hamid Mahmoodi</i>	
Energy Aware Task Mapping Algorithm For Heterogeneous MPSoC Based Architectures .....	449
<i>Amr Hussien, Ahmed Eltawil, Rahul Amin and Jim Martin</i>	
A Novel Cryptographic Key Exchange Scheme using Resistors .....	451
<i>Pey-Chang Kent Lin, Alexander Ivanov, Bradley Johnson and Sunil Khatri</i>	
Low Power, High Throughput Network-on-Chip Fabric for 3D Multicore Processors .....	453
<i>Vivek S. Nandakumar and Malgorzata Marek-Sadowska</i>	

Static Window Addition: A New Paradigm for the Design of Variable Latency Adders ..... 455  
*Kai Du, Peter Varman and Kartik Mohanram*

Energy-Aware and Quality-Scalable Data Placement and Retrieval for Disks in Video Server  
 Environments ..... 457  
*Domenic Forte and Ankur Srivastava*

Author Index ..... 459