

**2011 IEEE 20th Conference on  
Electrical Performance of  
Electronic Packaging and Systems  
(EPEPS 2011)**

**San Jose, California, USA  
23 – 26 October 2011**



**IEEE Catalog Number: CFP11EPP-PRT  
ISBN: 978-1-4244-9398-2**

## TABLE OF CONTENTS

Introduction .....	iii
Table of Contents .....	v

### Power Integrity in High-Speed Designs

Plane Bounce in High-speed Single-ended Signaling I/O Interfaces .....	3
Practical Aspects of Modeling Apertures for Signal and Power Integrity Co-simulation .....	7
Verification of Novel Technology for Power Integrity on 16-Channel 3Gbps Circuit Boards .....	11

### Design Strategies for Processor, Chip/Package Co-Design

Deriving Voltage Tolerance Specification for Processor Circuit Design.....	17
Early Stage Chip/Package/Board Co-design Tecgniques for System-on-Chip .....	21

### Novel RF and Chip-to-Chip Interconnects

High-Density Silicon Carrier Transmission Line Design for Chip-to-Chip Interconnects .....	27
Wireless RF Data Communications Using 60 GHz Antennas in Multi-Core Systems .....	31
Electrical Performance of Vertical Natural Capacitor for RF System-on-Chip in 32-nm Technology .....	35

### Macromodeling and Circuit Analysis

Alternative SPICE Implementation of Circuit Uncertainties based on Orthogonal Polynomials ....	41
Sequential Sampling Strategy for the Modeling of Parameterized Microwave and RF Components.....	45
Fast Rational Function Fitting of Broadband Multi-Port Responses Via Repeated Random Sampling.....	49
A Compression Strategy for Rational Macromodeling of Large Interconnect Structures.....	53

### Jitter Modeling and Analysis

Spectral Relations of Supply Noise and Jitter with Regular and Feed Forward Clocking Schemes.....	59
Extraction of Jitter Parameters from BER Measurements .....	63

### Measurements Methodologies for Signal Integrity

A Methodology for RF Modeling of Packages using IC Known-Loads.....	69
Electrical Performance of High Speed Signaling in Coupled Microstrip Lines .....	73
Optimized Coplanar Waveguides in Membrane Technology for Wideband On-Wafer Calibrations .....	77
New Interconnect Evaluation Metrics for High-Speed IO .....	81

### Emerging Technologies: 3D ICs & Clock Distribution

Distributed Multi TSV 3D Clock Distribution Network in TSV-based 3D IC.....	87
Adaptive Clock Distribution for 3D Integrated Circuits .....	91
High-Speed Performance of Silicon Bridge Die-to-Die Interconnects.....	95

## TSV Modeling

Through-Silicon Via (TSV) Depletion Effect .....	101
Impact of Through-Silicon-Via Capacitance on High Frequency Supply Noise in 3D-Stacks .....	105

## Modeling and Simulation of MTLs

Waveform Relaxation and Overlapping Partitioning Techniques for Tightly Coupled Interconnects.....	111
Fast Iterative Simulation of High-Speed Channels via Frequency-Dependent Over-Relaxation .....	115
An Analytical Resistive Loss Model for Multiconductor Transmission Lines and the Proof of its Passivity.....	119

## Advanced Simulation Methodologies for SI Analysis

Latency Insertion Method (LIM) for CMOS Circuit Simulations with Multi-rate Considerations.....	125
Simulations of Pulse Signals with X-Parameters .....	129

## High-Speed Links Design

Design and Analysis of 12.8 Gb/s Single-Ended Signaling for Memory Interface .....	135
Embedded Equalization for ADC-Based Serial I/O Receivers .....	139
System Design Considerations for a 5Gb/s Source-Synchronous Link with Common-mode Clocking .....	143
Interconnect Channel Characteristics Favoring Double-Edge Pulsewidth Modulation .....	147

## EM Methods for Variability Analysis

Macromodeling Based Variability Analysis of an Inverted Embedded Microstrip Line .....	153
Interconnect Transient Simulation in the Presence of Layout and Routing Uncertainty .....	157
Random Rough Surface Effects in Interconnects Studied by Small Perturbation Theory in Waveguide Model.....	161

## Parallel EM Computing for Packages

Towards System-Level Electromagnetic Field Simulation on Computing Clouds .....	167
Fast Full-Wave Modeling of Passive Structures with Graphic Processors .....	171

## Advances in EM Algorithms

Mixed Integral-Differential Skin-Effect Models for PEEC Electromagnetic Solver .....	177
Full-Wave PEEC Time Domain Solver Based on Leapfrog Scheme .....	181
An Explicit and Unconditionally Stable Time-Domain Finite-Element Method of Linear Complexity for Electromagnetics-Based Simulation of 3-D Global Interconnect Network.....	185
Accuracy-Improved Through-Silicon-Via Model Using Conformal Mapping Technique .....	189

## Poster Session

Modeling of ISI in High Speed Serial I/Os Terminated with Discontinuities.....	195
SI-Aware Layout and Equalizer Design to Enhance Performance of High-Speed Links in Blade Servers .....	199

Switching Regulator Noise Coupled onto High Speed Differential Links .....	203
3D Via Modeling Simplification on Multilayer Mid-planes.....	207
Common-Mode Noise Reduction Schemes for Differential Serpentine Delay Microstrip Line in High-Speed Digital Circuits .....	211
Design of a 12Gb/s Transceiver for High-Density Links with Discontinuities using Modal Signaling .....	215
A De-embedding Method for Extracting S-Parameters of Vertical Interconnect in Advanced Packaging .....	219
Passive Model-Order Reduction of RLC Circuits with Embedded Time-Delay Descriptor Systems.....	223
A New Method to Estimate Phases of Sinusoidal Jitter to Evaluate High-Speed Links.....	227
Electrical Performances of Inkjet Printed Flexible Cable ECG Monitoring.....	231
Decoupling Capacitor Stacked Chip (DCSC) in TSV-based 3D-ICs.....	235
A Fine-Grained Co-Simulation Methodology for IR-drop Noise in Silicon Interposer and TSV-based 3D IC.....	239
High-Frequency Through-Silicon Via (TSV) Failure Analysis .....	243
Temperature-Dependent Thorough-Silicon Via (TSV) Model and Noise Coupling.....	247
Signal-Integrity improvement based on the Segmental-Transmission-Line.....	251
Waveform Relaxation based Analysis of Noise Propagation in Power Distribution Networks.....	255
Reduced Circuit Modeling of Mother Board and Package for a System Power Delivery Analysis .....	259
Application of the Latency Insertion Method to Electro-Thermal Circuit Analysis.....	263
Analysis and Approach of TSV-Based Hierarchical Power Distribution Networks for Estimating 1st Droop and Resonant Noise in 3DIC .....	267
Capacitance Calculation for a Shared-Antipad Via Structure Using an Integral Equation Method Based on Partial Capacitance.....	271
Three Finite-Element Time-Domain–Based Numerical Algorithms for High-Frequency Broadband PCB Simulations .....	275
CAD Model Reconstruction of Solder Balls for the Computationally Efficient Electromagnetic Field Simulation .....	279
Optimal Decoupling Capacitors Design for Suppressing Edge Radiation of Power/Ground Planes .....	283
Design of Power Delivery Networks using Power Transmission Lines and Pseudo-Balanced Signaling for Multiple I/Os .....	287
Bended Differential Transmission Line Using Short-Circuited Coupled Line for Common-Mode Noise Suppression.....	291
A Comparison of Two Latency Insertion Methods in Dependent Sources Applications .....	295
Twelve Psuedo-Differential Transmission Schemes .....	299
Compact Stepped-Impedance Resonator Transformer .....	303
Efficient Spectral Domain Analysis of Multilayered Shielded Microstrip using Two Super Convergent Series.....	307
Author Index .....	311