

2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems

(DFT 2011)

**Vancouver, British Columbia, Canada
3-5 October 2011**



**IEEE Catalog Number: CFP11078-PRT
ISBN: 978-1-4577-1713-0**

2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems

DFT 2011

Table of Contents

Message from the Symposium Chairs.....	.xi
Organizing Committee.....	.xiii
Technical Program Committee.....	.xiv
Reviewers.....	.xv
Keynote Speakers.....	.xvi

Session 1: Soft Errors

On the Reliable Performance of Sequential Adders for Soft Computing	3
<i>Jinghang Liang, Jie Han, and Fabrizio Lombardi</i>	
Decimal Hamming: A Software-Implemented Technique to Cope with Soft Errors	11
<i>Costas Argyrides, Ronaldo Rodrigues Ferreira, Carlos A. Lisboa, and Luigi Carro</i>	
Impact of Aging Phenomena on Soft Error Susceptibility	18
<i>Daniele Rossi, Martin Omaña, Cecilia Metra, and Alessandro Paccagnella</i>	

Session 2: Error Detection and Correction

An Area Effective Parity-Based Fault Detection Technique for FPGAs	27
<i>Gabriel L. Nazar and Luigi Carro</i>	
A Reliability-Aware Partitioner for Multi-FPGA Platforms	34
<i>Cristiana Bolchini and Chiara Sandionigi</i>	
Fine-Grained Software-Based Self-Repair of VLIW Processors	41
<i>Mario Schölzel</i>	

Session 3: Reliable Nanoscale Circuits

A New Algorithm for Post-Silicon Clock Measurement and Tuning	53
<i>Zahra Lak and Nicola Nicolici</i>	
A Transistor-Level Stochastic Approach for Evaluating the Reliability of Digital Nanometric CMOS Circuits	60
<i>Hao Chen, Jie Han, and Fabrizio Lombardi</i>	
NBTI Monitoring and Design for Reliability in Nanoscale Circuits	68
<i>Seyab Khan, Nor Zaidi Haron, Said Hamdioui, and Francky Catthoor</i>	

Session 4: New Technologies and Reliability I

Biased Voting for Improved Yield in Nanoscale Fabrics	79
<i>Md. Muwyid U. Khan, Pritish Narayanan, Priyamvada Vijayakumar, Israel Koren, C. Mani Krishna, and C. Andras Moritz</i>	
CNT-count Failure Characteristics of Carbon Nanotube FETs under Process Variations	86
<i>Behnam Ghavami, Mohsen Raji, Hossein Pedram, and Omid Naghshineh Arjmand</i>	
Optimal Test Set Selection for Fault Diagnosis Improvement	93
<i>L. Amati, C. Bolchini, and F. Salice</i>	

Session 5: Diagnosis and Low-Power Test

Impact of Synthesis Constraints on Error Propagation Probability of Digital Circuits	103
<i>Daniel B. Limbrick, Suge Yue, William H. Robinson, and Bharat L. Bhuvu</i>	
Reducing Test Power for Embedded Memories	112
<i>Ahmed Awad, Abdallatif Abu-Issa, and Said Hamdioui</i>	
Hierarchical Embedded Logic Analyzer for Accurate Root-Cause Analysis	120
<i>M.H. Neishaburi and Zeljko Zilic</i>	

Session 6: Fault-Tolerant Design of Mixed-Signals and Asynchronous Systems

A Metric for Weight Assignment to Optimize the Performance of MOBILE Threshold Logic Gate	131
<i>Chandra Babu Dara, Spyros Tragoudas, and Themistoklis Haniotakis</i>	
A Schematic-Based Extraction Methodology for Dislocation Defects in Analog/Mixed-Signal Devices	139
<i>Nivesh Rai, Hamidreza Hashempour, Yizi Xing, Bram Kruseman, and Said Hamdioui</i>	

Templated-Based Asynchronous Design for Testable and Fail-Safe Operation	146
<i>Masoud Zamani, Hossein Pedram, and Fabrizio Lombardi</i>	

Session 7: EDA Tools for Soft-Error Analysis and Mitigation New Technologies and Reliability I

A Practical Approach to Single Event Transients Analysis for Highly Complex Designs	155
<i>Dan Alexandrescu, Enrico Costenaro, and Michael Nicolaidis</i>	
Fast RTL Fault Simulation Using Decision Diagrams and Bitwise Set Operations	164
<i>Uljana Reinsalu, Jaan Raik, Raimund Ubar, and Peeter Ellervee</i>	
An Application-Level Dependability Analysis Framework for Embedded Systems	171
<i>Cristiana Bolchini and Antonio Miele</i>	

Session 8: New Technologies and Reliability II

Creating Defect Tolerance in Microfluidic Capacitive/Photonic Biosensors	181
<i>Glenn H. Chapman, Bonnie L. Gray, and Vijay K. Jain</i>	
Efficient Function Mapping in Nanoscale Crossbar Architecture	190
<i>Joon-Sung Yang and Rudrajit Datta</i>	
Modeling Yield of Self-Healing Carbon Nanotubes/Silicon-Nanowire FET-based Nanoarray	197
<i>J. Seol, N.J. Park, K.M. George, and N. Park</i>	

Session 9: Validation, Diagnosis and Delay-Fault Testing

Control-Flow Recovery Validation Using Microarchitectural Invariants	209
<i>Javier Carretero, Jaume Abella, Xavier Vera, and Pedro Chaparro</i>	
Diagnosis of Multiple Faults Based on Fault-Tuple Equivalence Tree	217
<i>Xun Tang, Wu-Tung Cheng, Ruifeng Guo, Huaxing Tang, and Sudhakar M. Reddy</i>	
On the Modeling of Gate Delay Faults by Means of Transition Delay Faults	226
<i>P. Bernardi, M. Sonza Reorda, A. Bosio, P. Girard, and S. Pravossoudovitch</i>	

Session 10: Fault Tolerant Design of Power Systems

Enhanced Defect Tolerance through Matrixed Deployment of Intelligent Sensors for the Smart Power Grid	235
<i>Vijay K. Jain and Glenn H. Chapman</i>	
A Power Transmission Line Fault Distance Estimation VLSI Chip: Design and Defect Tolerance	243
<i>E. MacLean and V. K. Jain</i>	

Model for Thermal Behavior of Shaded Photovoltaic Cells under Hot-Spot Condition	252
<i>Daniele Giaffreda, Martin Omaña, Daniele Rossi, and Cecilia Metra</i>	

Session 11: Interactive Posters

A Probabilistic Approach to Diagnose SETs	261
<i>Sreenivas Gangadhar and Spyros Tragoudas</i>	
A Soft Error Tolerance Estimation Method for Sequential Circuits	268
<i>Masayoshi Yoshimura, Yusuke Akamine, and Yusuke Matsunaga</i>	
A Unified Error Control Coding Scheme to Enhance the Reliability of a Hybrid Wireless Network-on-Chip	277
<i>Amlan Ganguly, Partha Pande, Benjamin Belzer, and Alireza Nojeh</i>	
Deletion/Insertion/Reversal Error Correcting Codes for Bit-Patterned Media Recording	286
<i>Masato Inoue and Haruhiko Kaneko</i>	
Error Resilient Infrastructure for Data Transfer in a Distributed Neutron Detector	294
<i>Luigi Dilillo, Alberto Bosio, Miroslav Valka, Patrick Girard, Serge Pravossoudovitch, and Arnaud Virazel</i>	
A New Bulk Built-In Current Sensor-Based Strategy for Dealing with Long-Duration Transient Faults in Deep-Submicron Technologies	302
<i>Rodrigo P. Bastos, Giorgio Di Natale, Marie-Lise Flottes, and Bruno Rouzeyre</i>	
On the Effects of Intra-gate Resistive Open Defects in Gates at Nanoscaled CMOS	309
<i>Nachiket Rajderkar, Marco Ottavi, Salvatore Pontarelli, Jie Han, and Fabrizio Lombardi</i>	
On the Feasibility of Built-In Self Repair for Logic Circuits	316
<i>Tobias Koal, Daniel Scheit, Mario Schölzel, and Heinrich T. Vierhaus</i>	
Reliable Hardware Architectures for the Third-Round SHA-3 Finalist Grostl Benchmarked on FPGA Platform	325
<i>Mehran Mozaffari-Kermani and Arash Reyhani-Masoleh</i>	
X-Stacking - A Method for Reducing Control Data for Output Compaction	332
<i>Rudrajit Datta and Nur A. Toubia</i>	

Session 12: Fault-Tolerance at the System Level I

An Architecture to Enable Life Cycle Testing in CMPs	341
<i>Rance Rodrigues, Israel Koren, and Sandip Kundu</i>	
Analyzing the Sensitivity to Faults of Synchronization Primitives	349
<i>Paolo Roberto Grassi, Mariagiovanna Sami, Ettore Speciale, and Michele Tartara</i>	

Characterizing System-Level Vulnerability for Instruction Caches against Soft Errors	356
<i>Shuai Wang</i>	

Session 13: Fault-Tolerance at the System Level II

Generating Burst-Error Correcting Codes from Orthogonal Latin Square Codes – A Graph Theoretic Approach	367
<i>Rudrajit Datta and Nur A. Touba</i>	
SoC Mixed-Signal Dependability Enhancement: A Strategy from Design to End-of-Life	374
<i>Muhammad A. Khan and Hans G. Kerkhoff</i>	
Spatial and Temporal Data Path Remapping for Fault-Tolerant Coarse-Grained Reconfigurable Architectures	382
<i>Sven Eisenhardt, Anja Küster, Thomas Schweizer, Tommy Kuhn, and Wolfgang Rosenstiel</i>	

Session 14: Techniques and Tools for Supporting Dependable Design

An FPGA-Emulation-Based Platform for Characterization of Digital Baseband Communication Systems	391
<i>J. Lagos-Benites, M. Grosso, M. Sonza Reorda, G. Audisio, M. Pipponzi, M. Sabatini, and V.A. Avantaggiati</i>	
Debug Aware AXI-based Network Interface	399
<i>M.H. Neishaburi and Zeljko Zilic</i>	
Predicting Pixel Defect Rates Based on Image Sensor Parameters	408
<i>Glenn H. Chapman, Jenny Leung, Ana Namburete, Israel Koren, and Zahava Koren</i>	

Session 15: New Techniques and Reliability III

On the Delay Analysis of Defective CNTFETs with Undeposited CNTs	419
<i>Geunho Cho and Fabrizio Lombardi</i>	
Online Fault Detection in Reversible Logic	426
<i>N.M. Nayeem and J.E. Rice</i>	
Online Missing/Repeated Gate Faults Detection in Reversible Circuits	435
<i>Masoud Zamani and Mehdi B. Tahoori</i>	

Session 16: Fault-Tolerant Design of Networks on Chip

A Fault Tolerant Hierarchical Network on Chip Router Architecture	445
<i>M.H. Neishaburi and Zeljko Zilic</i>	
A Novel Topology-Independent Router Architecture to Enhance Reliability and Performance of Networks-on-Chip	454
<i>Khalid Latif, Amir-Mohammad Rahmani, Ethiopia Nigussie, Hannu Tenhunen, and Tiberiu Seceleanu</i>	
Duplicated Execution Method for NoC-based Multiple Processor Systems with Restricted Private Memories	463
<i>Masashi Imai and Tomohiro Yoneda</i>	
Route-Aware Task Mapping Method for Fault-Tolerant 2D-Mesh Network-on-Chips	472
<i>Hiroshi Kutami, Yusuke Fukushima, Masaru Fukushi, Ikuko Eguchi Yairi, and Takeshi Hattori</i>	
Author Index	481