

SEMATECH Workshop on 3D Interconnect Metrology 2011

**San Francisco, California, USA
13 July 2011**

ISBN: 978-1-61839-391-3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2011) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2012)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

SEMATECH Workshop on 3D Interconnect Metrology

July 13, 2011
San Francisco, CA

<u>End Point Detection for TSV Fabrication</u>	Ashish Dembla, Georgia Institute of Technology	1
<u>Dimensional Analysis of Through Silicon Vias Using the TSOM Method</u>	Ravikiran Attota, NIST	8
<u>High speed full wafer monitoring of surface edge and bonding interface for 3D-stacking</u>	Lars Markwort, Nanda Tech GmbH	21
<u>In-line IR Metrology for High-Volume Temporary</u>	Markus Wimplinger, EV Group	29
<u>Chevron Test Method for Characterization of 3-D Bonding Integration: Evaluating the Influence of Defects on Crack Propagation and Bond Quality</u>	A. Gracias, CNSE	39
<u>Inspection Solutions for Debonding Applications</u>	Rudolph Technologies	47
<u>Site-specific Failure Analysis and Reliability Testing of 3D Systems using “Plasma” FIB</u>	Richard Young, FEI	58
<u>High-Throughput Analysis of ElectroDeposited Copper in Through Silicon Vias</u>	Ruud van den Boom, Atotech	67
<u>Through-Silicon Via Oxide Layer Characterization with X-ray Nanotomography</u>	Jeff Gelb, Xradia	81
<u>Visualizing and Identifying the Mechanism of Stress Assisted Void Growth In Through Silicon Vias (TSV) by X-ray Microscopy and Finite Element Modeling</u>	LayWai Kong, CNSE	91
<u>Stress Measurements in Cu TSV Sample of SEMATECH using Synchrotron X- ray Microdiffraction</u>	A.S. Budiman, Center for Integrated Nanotechnologies	109

<u>Non-Contact Si Stress Characterization near W-filled Through Silicon Via Arrays using Very High Resolution Multi-Wavelength Raman Spectroscopy</u>	Woo Sik Yoo, WaferMasters, Inc.	119
<u>3D Magnetic Field Imaging Applied to a 2-Die Through-Silicon-Via Device</u>	Antonio Orozco, Neocera, LLC	133
<u>Total Solution for Bonding and TSV Process Development and Characterization</u>	SKW Associates, Inc.	143