

2011 9th East-West Design & Test Symposium

(EWDTs 2011)

**Sevastopol, Ukraine
9-12 September 2011**



IEEE Catalog Number: CFP11DTW-PRT
ISBN: 978-1-4577-1957-8

CONTENTS

| | |
|---|-----|
| Automated Test Bench Generation for High-Level Synthesis flow ABELITE Taavi Viilukas, Maksim Jenihhin, Jaan Raik, Raimund Ubar, Samary Baranov | 13 |
| About Dependability in Cyber-Physical Systems Liviu Miclea, Teodora Sanislav..... | 17 |
| Self-healing Capabilities through Wireless Reconfiguration of FPGAs George Dan Moiș, Mihai Hulea, Silviu Folea and Liviu Miclea | 22 |
| Software Testing of a Simple Network Jack H. Arabian | 28 |
| A New Core to Monitor RTOS Activity in Embedded Systems Dhiego Silva, Letícia Bolzani, Fabian Vargas..... | B45 |
| A unifying formalism to support automated synthesis of SBSTs for embedded caches Stefano Di Carlo, Giulio Gambardella, Marco Indaco, Daniele Rolfo, Paolo Prinetto | 39 |
| Simulation-Based Hardware Verification with Time-Abstract Models Alexander Kamkin..... | 43 |
| Programmable Current Biasing for Low Noise Voltage Controlled Oscillators Vazgen Melikyan, Armen Duryganyan..... | 4, |
| Adaptive Signal Processing in Multi-Beam Arrays Victor I. Djigan | 58 |
| Optimization of Microprogram Control Unit with Code Sharing A. Barkalov, L.Titarenko, L.Smolinski..... | 5* |
| Synthesis of control unit with refined state encoding for CPLD devices A.Barkalov, L.Titarenko, S.Chmielewski..... | 60 |
| Cybercomputer for Information Space Analysis Vladimir Hahanov, Wajeb Gharibi, Dong Won Park, Eugenia Litvinova | 66 |
| Verification and Diagnosis of SoC HDL-code Vladimir Hahanov, Dong Won Park, Olesya Guz, Sergey Galagan, Aleksey Priymak..... | 72 |
| Diagnosis Infrastructure of Software-Hardware Systems Tiecoura Yves, Vladimir Hahanov, Omar Alnahhal, Mikhail Maksimov, Dmitry Shcherbin, Dmitry Yudin..... | 84 |
| Overview of the Prototyping Technologies for Actel® RTAX-S FPGAs Olga Melnikova..... | 90 |
| Hardware Reduction for Matrix Circuit of Control Moore Automaton A. Barkalov, L.Titarenko, O. Hebda | 94 |
| RoCoCo: Row and Column Compression for High-Performance Multiplication on FPGAs Fatih Ugurdag, Okan Keskin, Cihan Tunc, Fatih Temizkan, Gurbey Fici, Soner Dedeoglu | 98 |

| | |
|---|------------|
| Efficient selective compaction and un-compaction of inconsequential logical design units in the schematic representation of a design | |
| Tarun Kumar Goyal, Amarpal Singh, Rahul Aggarwal..... | 106 |
| Design of Microprogrammed Controllers with Address Converter implemented on Programmable Systems with Embedded Memories | |
| Remigiusz Wiśniewski, Monika Wiśniewska, Marek Węgrzyn, Norian Marranghelo | 123 |
| Reduction of the Memory Size in the Microprogrammed Controllers | |
| Monika Wiśniewska, Remigiusz Wiśniewski, Marek Węgrzyn, Norian Marranghelo | 127 |
| Maintaining Uniformity in the Processes of Encryption and Decryption with a Variable Number of Encryption Rounds | |
| L. Smolinski | 131 |
| Advanced Scan Chain Configuration Method for Broadcast Decompressor Architecture | |
| Jiří Jeníček and Ondřej Novák, Martin Chloupek | 140 |
| A Programmable BIST with Macro and Micro codes for Embedded SRAMs | |
| P. Manikandan, Bjørn B Larsen, Einar J Aas, Mohammad Areef..... | 144 |
| Modified Protocol for Data Transmission in Ad-Hoc Networks with High Speed Objects Using Directional Antennas | |
| Victor Barinov, Alexey Smirnov, Danila Migalin | 15% |
| High Performance Audio Processing SoC Platform | |
| Denis Muratov, Vladimir Boykov, Yuri Iskiv, Igor Smirnov, Sergey Berdyshev, Valeriy Vertegel, Yuri Gimpilevich, Gilad Keren | 15) |
| Methodology of the Pre-silicon Verification of the Processor Core | |
| Sergii Berdyshev, Vladimir Boykov, Yuri Gimpilevich, Yuri Iskiv, Gilad Keren, Denis Muratov, Igor Smirnov, Valeriy Vertegel..... | 158 |
| Spam Diagnosis Infrastructure for Individual Cyberspace | |
| Vladimir Hahanov, Aleksandr Mischenko, Svetlana Chumachenko, Anna Hahanova, Alexey Priymak..... | 161 |
| A Security Model of Individual Cyberspace | |
| Alexander Adamov, Vladimir Hahanov | 169 |
| Organization of Pipeline Operations in Mapping Unit of the Dataflow Parallel Computing System | |
| Levchenko N.N., Okunev A.S., Yakhontov D.E. | 173 |
| Debugging and testing features of the dataflow parallel computing system components and devices | |
| Levchenko N.N., Okunev A.S., Yakhontov D.E., Zmejev D.N. | 180 |
| Adaptive Wavelet Codec for Noisy Image Compression | |
| Yuri S. Bekhtin..... | 184 |
| TCAD-SPICE simulation of MOSFET switch delay time for different CMOS technologies | |
| K. O. Petrosyants, E. V. Orekhov, D. A. Popov, I. A. Kharitonov, L. M. Sambursky, A. P. Yatmanov, A. V. Voevodin, A. N. Mansurov | 188 |
| Design Fault Injection-Based Technique and Tool for FPGA Projects Verification | |

| | |
|---|------------|
| L. Reva , V. Kulanov, V. Kharchenko | 191 |
| Optimal Schematic Design of Low-Q IP Blocks Sergey G. Krutchinsky, Mikhail S. Tsybin | 196 |
| Parallelizing of Boolean function system for device simulation Alexander Chemeris, Svetlana Reznikova..... | 200 |
| Optimization Some Characteristics of Continuous Phase Spread Spectrum Signal Michael Balanov, Olga Mamedova | 203 |
| A Generation of Canonical Forms for Design of IIR Digital Filters Vladislav A. Lesnikov, Alexander V. Chastikov, Tatiana V. Naumovich, Sergey V. Armishev | 221 |
| Variant of Wireless MIMO Channel Security Estimation Model Based on Cluster Approach O. Kuznietsov, O. Tsopa..... | 225 |
| Compact DSM MOSFET Model and its Parameters Extraction Anatoly Belous, Vladislav Nelayev, Sergey Shvedov, Viktor Stempitsky, Tran Tuan Trung, Arkady Turtsevich..... | 230 |
| IGBT Technology Design and Device Optimization Artem Artamonov, Vladislav Nelayev, Ibrahim Shelibak, Arkady Turtsevich..... | 233 |
| Device-Process Simulation of Discrete Silicon Stabililtron with the Stabilizing Voltage of 6,5 V Dudar N.L., Borzgov V.M. | 237 |
| Geometrical Approach to Technical Diagnosing of Automatons Tverdokhlebov V.A. | 240 |
| On Experimental Research of Efficiency of Tests Construction for Combinational Circuits by the Focused Search Method Vasily Kulikov, Vladimir Mokhor | 247 |
| Test Set Compaction Procedure for Combinational Circuits Based On Decomposition Tree Valentina Andreeva..... | 251 |
| Implementation by the Special Formula of an Arbitrary Subset of Code Words of (m, n) -code for Designing a Self-Testing Checker N. Butorina, S. Ostanin | 255 |
| Optimal Fluctuations for Satisfactory Performance under Parameter Uncertainty HJ Kadim..... | 259 |
| The Evidential Independent Verification of Software of Information and Control Systems, Critical to Safety: Functional Model of Scenario Konorev Borys, Sergiyenko Volodymyr, Chertkov Georgiy..... | 263 |
| Si BJT and SiGe HBT Performance Modeling after Neutron Radiation Exposure Konstantin Petrosyants, Eric Vologdin, Dmitry Smirnov, Rostislav Torgovnikov, Maxim Kozhukhov..... | 267 |
| Compact Power BJT and MOSFET Models Parameter Extraction with Account for Thermal Effects I. A. Kharitonov..... | B#5 |

| | |
|---|------------|
| Thermal Analysis of the Ball Grid Array Packages K.O. Petrosyants, N.I. Rjabov..... | 275 |
| Selection of the State Variables for Partial Enhanced Scan Techniques A. Matrosova, A. Melnikov, R. Mukhamedov, V. Singh | 285 |
| A Diagnostic Model for Detecting Functional Violation in HDL-Code of System-on-Chip Ngene Christopher Umerah, Vladimir Hahanov..... | 299 |
| Competence as a Support Factor of the Computer System Operation Krivoulya G., Shkil A., Kucherenko D. | 303 |
| A Model of Spatial Thinking for Computational Intelligence Kirill A. Sorudeykin | 311 |
| New Methods and Tools for Design of Tests Memory Mudar Almadi, Diaa Moamar, Vladimir Ryabtsev | 319 |
| Scalability of "Ideal" System Networks Based on Quasy-Complete Graph Architecture Mikhail F. Karavay and Victor S. Podlazov..... | B#5 |
| A Calculation of Parasitic Signal Components Digital Filtration for the Retransmission Meter on the basis of FPGA Velichko D.A., Vdovychenko I.I. | 335 |
| The Testware CAD Victor Zviagin | 337 |
| Lyapunov Function Analysis for Different Strategies of Circuit Optimization A. Zemliak, A. Michua, T. Markina | 345 |
| State Identification of Bilinear Digital System Dmitriy Speranskiy..... | B#5 |
| Modeling a Logical Network of Relations of Semantic Items in Superphrasal Unities Nina Khairova, Natalia Sharonova | 360 |
| Designing ISA Card with Easy Interface Taghi Mohamadi..... | 372 |
| Real Time Operating System for AVR Microcontrollers Taghi Mohamadi..... | 376 |
| Validation&Verification of an EDA Automated Synthesis Tool Giulio Gambardella, Marco Indaco, Paolo Prinetto, Daniele Rolfo | B#5 |
| Infrastructure for Testing and Diagnosing Multimedia Device Vladimir Hahanov, Karyna Mostova, Oleksandr Paschenko | 394 |
| Cadence EDA Flow for IC's and Electronics Anatoli Ivanov..... | B#5 |

| | |
|---|------------|
| Designing an Embedded System for Interfacing with Networks Based on ARM Taghi Mohamadi | 407 |
| Checkability of the Digital Components in Safety-Critical Systems: Problems and Solutions A. Drozd, V. Kharchenko, S. Antoshchuk, J. Sulima, M. Drozd | 411 |
| AUTHORS INDEX | 417 |