

2011 NORCHIP

**Lund, Sweden
14 – 14 November 2011**



IEEE Catalog Number: CFP11828-PRT
ISBN: 978-1-4577-0514-4

TABLE OF CONTENTS

IR-UWB Technology on Next Generation RFID Systems	1
<i>Kin Keung Lee</i>	
Transistor Sizing for a 4-State Current Mode Analog Channel Decoder in 65-nm CMOS	5
<i>Reza Meraji</i>	
10 GS/s 8-bit Bipolar THA in SiGe Technology	9
<i>Yevgen Borokhovych</i>	
Charge Scaling 10-bit Successive Approximation A/D Converter with Reduced Input Capacitance	13
<i>Olli Kursu</i>	
A Continuous Time $\Delta\Sigma$ Modulator with Reduced Clock Jitter Sensitivity through DSCR Feedback	17
<i>Dejan Radjen</i>	
Implementation of Narrow-Band Frequency-Response Masking for Efficient Narrow Transition Band FIR Filters on FPGAs	21
<i>Syed Asad Alam</i>	
On Hardware Implementation of Radix 3 and Radix 5 FFT Kernels for LTE systems	25
<i>Johan Löfgren</i>	
Complexity Analysis of IOTA Filter Architectures in Faster-than-Nyquist Multicarrier Systems	29
<i>Deepak Dasalukunte</i>	
On Wafer X-Parameter Based Modeling of a Switching Cascode Power Amplifier	33
<i>Yelin Wang</i>	
Wideband Limit Study of a GaN Power Amplifier Using Two-Tone Measurements	37
<i>Felice Tafuri</i>	
A Ternary Adiabatic Logic (TAL) Implementation of a Four-Trit Full-Adder	41
<i>David J Willingham</i>	
Magnitude Scaling for Increased SFDR in DDFS	45
<i>Petter Källström</i>	
A 2.7-6.1GHz CMOS Local Oscillator Based on Frequency Multiplication by 3/2	49
<i>Andrea Bevilacqua</i>	
Very High Bandwidth Semi-Digital PLL with Large Operating Frequency Range	53
<i>Puneet Sareen</i>	
Modeling of Cascode Modulated Power Amplifiers	59
<i>Daniel Sira</i>	
A Low Voltage Low Power CMOS Analog Multiplier	63
<i>Amir Miremadi</i>	
An Empirical Study of the Stability of 4th-order Incremental-Sigma-Delta-ADCs	67
<i>Johannes Uhlig</i>	
Techniques, Problems and Solutions in Designing Multi-GHz All Digital Phase Locked Loops	71
<i>Muhammad Shakir</i>	
Comparison Of Time-Varying And Non-Time-Varying Volterra Analysis For finding Distortion Contributions In Mixers	75
<i>Timo Rahkonen</i>	
Comparison and IIP2 Analysis of Two Wideband Balun-LNAs Designed in 65nm CMOS	79
<i>Lin Zhu</i>	
Use of a Calibrated Voltage Reference to Enhance the Performance of Switched Capacitor Sigma-Delta ADCs over Process Corner	83
<i>Ronald Spilka</i>	
Dynamic Bias Scheme for Class-C VCO	89
<i>Luca Fanori</i>	
An Improved Common-Mode Feedback Loop for the Differential-Difference Amplifier	93
<i>Andrea Simonetti</i>	
Electrical Properties of CVD-Graphene FETs	94
<i>Johanna Anteroinen</i>	
Adaptive Photovoltaic Cell Simulation with Maximum Power Point Tracking Simulation for Accurate Energy Predictions	98
<i>Christian Schuss</i>	
A 85dB Dynamic Range Transimpedance Amplifier in 40nm CMOS Technology	102
<i>Mohammed Farag Hassan</i>	
Contention Aware Scheduling For Noc-Based Real-Time Systems	106
<i>Mihkel Tagel</i>	

A Fault-Tolerant and Hierarchical Routing Algorithm for NoC Architectures	110
<i>Mojtaba Valinataj</i>	
An Adaptive Router Architecture for Heterogeneous 3D Networks-on-Chip	116
<i>Michael Opoku Agyeman</i>	
A Divide-by-Three Regenerative Frequency Divider Using a Subharmonic Mixer	120
<i>Brad Jackson</i>	
Injection-Locked Superharmonic Self-Oscillating Mixer	124
<i>Tero Koivisto</i>	
Explorations of Optimal Core and Cache Placements for Chip Multiprocessor	128
<i>Thomas Canhao</i>	
FPGA Implementation of Decimal Processors for Hardware Acceleration	134
<i>Nicolas Borup</i>	
Architecture-level Analysis and Evaluation of Transient Errors on NoC	138
<i>Jiajia Jiao</i>	
Square Topology: A Novel Topology for NoCs	142
<i>Mahsa Ghorbanian</i>	
Highly Reliable and Power Efficient NOC Interconnects	146
<i>Deena M. Zamzam</i>	
Yield modeling and Yield-aware Mapping for Application Specific Works-on-Chip	150
<i>Seyed Hassan Khalilnezhad</i>	
A Low-Cost Processing Element Recovery Mechanism for Fault Tolerant Networks-on-Chip	154
<i>Khalid Latif</i>	
Computational and Implementation Complexity of Polynomial Evaluation Schemes	158
<i>Muhammad Abbas</i>	
Model-Based Rapid Prototyping Of Multirate Digital Signal Processing Algorithms	164
<i>Shahzad Ahmad Butt</i>	
Single Ended Low Noise Multiband Input LNA With Programmable Integrated Matching And High Isolation Switches	168
<i>Tobias Tired</i>	
A Linearized 1.6-5 GHz Low Noise Amplifier Using Positive Feedback in 65 nm CMOS	172
<i>Anders Nejedel</i>	
Highly Linear Direct Conversion Receiver using Customized On-chip Balun	176
<i>Xiaodong Liu</i>	
A GALS ASIC Implementation from a CAL Data Flow Description	180
<i>Hemanth Prabhu</i>	
Temperature Dependent Wire Delay Estimation in Floorplanning	184
<i>Wei Liu</i>	
Initial Version of Matlab/Simulink Based Toolfor VHDL Code Generation and FPGA Implementation of Elementary Generalized Unitary Rotation	188
<i>Gatis Valters</i>	
A 2.7GHz Divider-less All Digital Phase-Locked Loop with 625Hz Frequency Resolution in 90nm CMOS	194
<i>Mohammed Abdulaziz</i>	
A 0.13μm CMOS PLL FM Transmitter	198
<i>Ying Wu</i>	
A Digital PLL With A Multi-Delay Coarse-Fine TDC	202
<i>Ying Wu</i>	
Measurement of a System-Adaptive Error-Detection Sequential Circuit with Subthreshold SCL	206
<i>Matthew Turnquist</i>	
A Novel Low-Energy Match Line Sensing Scheme for Ternary Content Addressable Memory Using Charge Sharing	210
<i>Syed Iftekhar Ali</i>	
Impact of Switching Activity on the Energy Minimum Voltage for 65 nm Sub-VT CMOS	214
<i>Oskar Andersson</i>	
Low Power Programmable Frequency Divider for IEEE 802.15.4a Standard	218
<i>Denys Martynenko</i>	
Author Index	