

2011 Second Workshop on Architecture and Multi-Core Applications

(WAMCA 2011)

**Victoria, Espirito Santo, Brazil
26-27 October 2011**



**IEEE Catalog Number: CFP1179R-PRT
ISBN: 978-1-4673-0221-0**

2011 Second Workshop on Architecture and Multi-Core Applications

WAMCA 2011

Table of Contents

Message from the Program Chairs.....	vi
Committees.....	vii
Keynote.....	viii
Industrial Talks.....	ix
Tutorial.....	xi

Session 1

Large Scale Kronecker Product on Supercomputers	1
<i>Claude Tadonki</i>	
Trace-Based Visualization as a Tool to Understand Applications' I/O Performance in Multi-core Machines	5
<i>Rodrigo Virote Kassick, Francieli Zanon Boito, Matthias Diener, Philippe O.A. Navaux, Yves Denneulin, Claudio Schepke, Nicolas Maillard, Carla Osthoff, Pablo Grunmann, Pedro Dias, and Jairo Panetta</i>	
Adaptive Power Optimization of On-chip SNUCA Cache on Tiled Chip Multicore Architecture Using Remap Policy	12
<i>Aparna Mandke, Bharadwaj Amrutur, and Y.N. Srikant</i>	

Session 2

Evaluating the Problem of Process Mapping on Network-on-Chip for Parallel Applications	18
<i>Cintia P. Avelar, Poliana A.C. Oliveira, Henrique C. Freitas, and Philippe O.A. Navaux</i>	
Economical Two-fold Working Precision Matrix Multiplication on Consumer-Level CUDA GPUs	24
<i>Noriyuki Fujimoto</i>	

Author Index	30
--------------------	----