

2011 IEEE 6th International Design and Test Workshop

(IDT 2011)

**Beirut, Lebanon
11-14 December**



**IEEE Catalog Number: CFP1163D-PRT
ISBN: 978-1-4673-0468-9**

IDT 2011 Table of Contents

A1L-A NOC and SOC Design and Test

Time: Monday, December 12, 10:30 - 12:00

Place: Ile de France

Chair: Zebo Peng

A1L-A1	Process-Variation and Temperature Aware SoC Test Scheduling Using Particle Swarm Optimization.....	1
	Nima Aghaee, Zebo Peng, Pertu Eles <i>Linkoping University, Sweden</i>	
A1L-A2	Novel Adaptive Virtual Channels Technique for NoC Switch	7
	Rabab Ezz-Eldin ¹ , Magdy El-Moursy ³ , Amr Refaat ² ¹ <i>Bani-suef University, Egypt; </i> ² <i>Fayoum University, Egypt; </i> ³ <i>Mentor Graphics, Egypt</i>	
A1L-A3	Survey of Fault Tolerance Techniques for Shared Memory Multicore/Multiprocessor Systems.....	12
	Hamid Mushtaq, Zaid Al-Ars, Koen Bertels <i>Delft University of Technology, Netherlands</i>	

A2L-A Analog Design and Test
Time: Monday, December 12, 14:30 - 16:00
Place: Ile de France
Chair: Ashraf Salem

A2L-A1	Analog Performance Prediction Based on Archimedean Copulas Generation Algorithm	18
	Kamel Beznia, Ahcene Bounceur, Reinhardt Euler <i>Université de Brest, France</i>	
A2L-A2	On Modeling and Optimizing Cost in 3D Stacked-ICs	24
	Mottaqiallah Taouil ¹ , Said Hamdioui ¹ , Erik Jan Marinissen ² ¹ <i>Delft University of Technology, Netherlands;</i> ² <i>IMEC vzw, Belgium</i>	
A2L-A3	Fault Detection and Diagnoses Methodology for Adaptive Digitally-Calibrated Pipelined ADCs.....	30
	Mohamed Abbas <i>Assiut University, Egypt</i>	

A3L-A Advances in Special Test Techniques

Time: Monday, December 12, 16:30 - 17:30

Place: Ile de France

Chair: Ahmed Eltawil

A3L-A1	ReverseAge: an Online NBTI Combating Technique Using Time Borrowing	36
	M.S.K. Seyab, Said Hamdioui <i>Delft University of Technology, Netherlands</i>	
A3L-A2	Performance and Functional Test of Flip-Flops Using Ring Oscillator Structure	42
	Renato P. Ribas ² , André I. Reis ¹ , André Ivanov ² <i>¹Federal University of Rio Grande do Sul, Brazil; ²University of British Columbia, Canada</i>	
A3L-A3	Validation & Verification of an EDA Automated Synthesis Tool	48
	Stefano Di Carlo ² , Giulio Gambardella ¹ , Marco Indaco ² , Daniele Rolfo ¹ , Paolo Prinetto ² <i>¹Consorzio Interuniversitario Nazionale per l'Informatica, Italy; ²Politecnico di Torino, Italy</i>	
A3L-A4	The Effectiveness of Delay and IDDT Tests in Detecting Resistive Open Defects for Nanometer CMOS Adder Circuits	53
	Layla Hamieh, Nader Mehdi, Ghazalah Omeirat, Ali Chehab, Ayman Kayssi <i>American University of Beirut, Lebanon</i>	

B1L-A Special Session: Layout Impact on IC Nanometer Design

Time: Tuesday, December 13, 09:30 - 10:40

Place: Ile de France

Chair: Mohamed Dessouky, *Mentor*

- B1L-A1 Layout-Aware High Performance Interconnects for Network-on-Chip Design in Deep Nanometer Technologies 58**
Gursharan Reehal, Mohammed Ismail
Ohio State University, United States
- B1L-A2 A Python-Based Layout-Aware Analog Design Methodology for Nanometric Technologies 62**
Stephanie Youssef, Farakh Javid, Damien Dupuis, Ramy Iskander, Marie-Minerve Louerat
University Pierre et Marie Curie, France
- B1L-A3 An Electrical-Aware Parametric DFM Solution for Analog Circuits 68**
Rami Fathy³, Ahmed Arafa³, Sherif Hany³, Abdelrahman Elmously³, Haitham Eissa³, Mohamed Dessouky¹, David Nairn⁴, Mohab Anis²
¹*Ain Shams University and Mentor Graphics, Canada*; ²*American University in Cairo, Egypt*; ³*Mentor Graphics, Canada*; ⁴*University of Waterloo, Canada*
- B1L-A4 Yield Enhancement Flow for Analog and Full Custom Designs Reliability-Rules Automatic Application 74**
Ahmad Abdulghany², Rami Fathy², Luigi Capodiecì¹, Shobhit Malik¹
¹*Global Foundries, United States*; ²*Mentor Graphics, Canada*

B2L-A Special Developments in Circuits and Systems Design and Test

Time: Tuesday, December 13, 11:00 - 12:30

Place: Ile de France

Chair: Said Hamdiou, *Delft University of Technology*

- B2L-A1 Bipolar OxRRAM Memory Array Reliability Evaluation Based on Fault Injection 78**
Hassen Aziza, Marc Bocquet, Jean-Michel Portal, Christophe Muller
Aix-Marseille Université, France
- B2L-A2 Area, Reconfiguration Delay and Reliability Trade-Offs in Designing Reliable Multi-Mode FIR Filters 82**
Amir Gholamipour², Kyparianos Papadimitriou¹, Fadi J. Kurdahi², Apostolos Dollas¹, Ahmed M. Eltawil²
¹*Technical University of Crete, Greece*; ²*University of California, Irvine, United States*
- B2L-A3 An Area-Efficient 2-D Convolution Implementation on FPGA for Space Applications 88**
Stefano Di Carlo², Giulio Gambardella¹, Marco Indaco², Daniele Rolfo¹, Gabriele Tiotto², Paolo Prinetto²
¹*Consorzio Interuniversitario Nazionale per l'Informatica, Italy*; ²*Politecnico di Torino, Italy*
- B2L-A4 Digital Circuits Verification with Consideration of Destabilizing Factors 93**
Richard Goldman², V. Melikyan¹, E. Babayan¹
¹*Synopsys Armenia CJSC, Armenia*; ²*Synopsys, Inc., United States*

B3L-A New Codes and Design for Applications

Time: Tuesday, December 13, 14:00 - 15:10

Place: Ile de France

Chair: Magdy El-Moursy

B3L-A1	Design of Tunable Continuous-Time Quadrature Bandpass Delta-Sigma Modulators	99
	Khaled Sakr ¹ , Mohamed Dessouky ² , Abd-El Halim Zekry ¹ <i>¹Ain Shams University, Egypt; ²Ain Shams University and Mentor Graphics, Egypt</i>	
B3L-A2	4-D Parity Codes for Soft Error Correction in Aerospace Applications.....	104
	Muhammad Imran, Zaid Al-Ars, Georgi Gaydadjiev <i>Delft University of Technology, Netherlands</i>	
B3L-A3	Reduced Dimension Vector Quantization Encoding Method for Image Compression	110
	Yan Wang ¹ , Amine Bermak ¹ , Farid Boussaid ² <i>¹Hong Kong University of Science and Technology, Hong Kong; ²University of Western Australia, Australia</i>	

C1L-A Special Topics around Voltage Modeling and Effects

Time: Wednesday, December 14, 09:30 - 10:30

Place: Ile de France

Chair: Paolo Prinetto

- C1L-A1 Body Contact Based TSV Equalizer 114**
Khaled Mohamed³, Alaa Elrouby³, Yehea Ismail², Hani Ragai¹
¹Ain Shams University, Egypt; ²American University in Cairo, Egypt; ³Mentor Graphics, Egypt
- C1L-A2 RTL Delay Macro-Modeling with Vt and Vdd Variability 118**
Tatsuya Koyagi², Sohaib Majzoub¹, Masahiro Fukui², Resve Saleh³
¹American University in Dubai, U.A.E.; ²Ritsumeikan University, Japan; ³University of British Columbia, Canada
- C1L-A3 Adjustable Supply Voltages and Refresh Cycle for Process Variations, Temperature Changes, and Device Degradation Adaptation in 1T1C Embedded DRAM 124**
Le-Nguyen Tran², Fadi J. Kurdahi², Ahmed M. Eltawil², Abdullah Aljumah¹
¹AlKharj University, Saudi Arabia; ²University of California, Irvine, United States