

# **2011 IEEE International Electron Devices Meeting**

## **(IEDM 2011)**

**Washington, DC, USA**  
**5 – 7 December 2011**



**IEEE Catalog Number:** CFP11IED-PRT  
**ISBN:** 978-1-4577-0506-9

# TABLE OF CONTENTS

## SESSION 1: PLENARY SESSION

<b>1.1</b>	<b>The Evolution of Scaling from the Homogeneous Era to the Heterogeneous Era .....</b>	<b>1</b>
	<i>M. Bohr</i>	
<b>1.2</b>	<b>Approach toward Achieving Sustainable Mobility .....</b>	<b>7</b>
	<i>T. Matsumoto</i>	
<b>1.3</b>	<b>Extended Scalability and Functionalities of MRAM Based on Thermally Assisted Writing .....</b>	<b>11</b>
	<i>B. Dieny, R. Souza, S. Bandiera, M. Castro Souza, S. Auffret, B. Rodmacq, J. P. Nozieres, J. Héault, E. Gapihan, I. L. Prejean, C. Ducret, C. Portemont, K. Mackay, B. Cambou</i>	

## SESSION 2: NANO DEVICE TECHNOLOGY – GRAPHENE AND NANO OPTICAL DEVICES

<b>2.1</b>	<b>High-Frequency Performance of Graphene Field Effect Transistors with Saturating IV- Characteristics .....</b>	<b>15</b>
	<i>I. Meric, C. R. Dean, S.-J. Han, L. Wang, K. A. Jenkins, J. Hone, K. L. Shepard</i>	
<b>2.2</b>	<b>Graphene Technology with Inverted-T Gate and RF Passives on 200 mm Platform .....</b>	<b>19</b>
	<i>S.-J. Han, A. Valdes-Garcia, A. A. Bol, A. D. Franklin, D. Farmer, E. Kratschmer, K. A. Jenkins, W. Haensch</i>	
<b>2.3</b>	<b>Assessment of Graphene Nanomesh and Nanoroad Transistors by Chemical Modification .....</b>	<b>23</b>
	<i>G. Seol, J. Guo</i>	
<b>2.4</b>	<b>Is Graphene Contacting with Metal Still Graphene? .....</b>	<b>27</b>
	<i>K. Nagashio, T. Moriyama, R. Ifuku, T. Yamashita, T. Nishimura, A. Toriumi</i>	
<b>2.5</b>	<b>Electrically Switchable Graphene Photo-Sensor Using Phase-Change Gate Filter for Non-Volatile Data Storage Application with High-Speed Data Writing and Access .....</b>	<b>31</b>
	<i>G. Zhang, T.-Z. Shen, H.-M. Li, D.-Y. Lee, C.-H. Ra, W. J. Yoo</i>	
<b>2.6</b>	<b>A Novel Low Aspect-Ratio Si Nano-Hemisphere Surface Texturing Scheme for Ultrathin Film Solar Cells.....</b>	<b>35</b>
	<i>Y. L. Li, H. Y. Yu, J. S. Li, S. M. Wong, H. L. Zhu, N. Singh, P. G. Q. Lo, D. L. Kwong</i>	

## SESSION 3: MEMORY TECHNOLOGY – PCM AND RRAM

<b>3.1</b>	<b>PRAM Cell Technology and Characterization in 20nm Node Size.....</b>	<b>39</b>
	<i>M. J. Kang, T. J. Park, Y. W. Kwon, D. H. Ahn, Y. S. Kang, H. Jeong, S. J. Ahn, Y. J. Song, B. C. Kim, S. W. Nam, H. K. Kang, G. T. Jeong, C. H. Chung</i>	
<b>3.2</b>	<b>A Low Power Phase Change Memory Using Thermally Confined TaN/TiN Bottom Electrode .....</b>	<b>43</b>
	<i>J. Y. Wu, M. Breitwisch, S. Kim, T. H. Hsu, R. Cheek, P. Y. Du, J. Li, E. K. Lai, Y. Zhu, T. Y. Wang, H. Y. Cheng, A. Schrott, E. A. Joseph, R. Dasaka, S. Raoux, M. H. Lee, H. L. Lung, C. Lam</i>	
<b>3.3</b>	<b>Highly Productive PCRAM Technology Platform and Full Chip Operation: Based on 4F<sup>2</sup> (84nm Pitch) Cell Scheme for 1 Gb and Beyond.....</b>	<b>47</b>
	<i>S. H. Lee, H. C. Park, M. S. Kim, H. W. Kim, M. R. Choi, H. G. Lee, J. W. Seo, S. C. Kim, S. G. Kim, S. B. Hong, S. Y. Lee, J. U. Lee, Y. S. Kim, K. S. Kim, J. I. Kim, M. Y. Lee, H. S. Shin, S. J. Chae, J. H. Song, H. S. Yoon, J. M. Oh, S. K. Min, H. M. Lee, K. Hong, J. Cheong, S. Park, J. Ku, H. Shin, Y. Sohn, S. Park, T. Kim, Y. Kim, K. Park, C. Han, H. Kim, W. Kim, K. Choi, J. Lee, S. Hong</i>	
<b>3.4</b>	<b>A High Performance Phase Change Memory with Fast Switching Speed and High Temperature Retention by Engineering the Ge<sub>x</sub>Sb<sub>y</sub>Te<sub>z</sub> Phase Change Material.....</b>	<b>51</b>
	<i>H.-Y. Cheng, T. H. Hsu, S. Raoux, J. Y. Wu, P. Y. Du, M. Breitwisch, Y. Zhu, E. K. Lai, E. Joseph, S. Mittal, R. Cheek, A. Schrott, S. C. Lai, H. L. Lung, C. Lam</i>	
<b>3.5</b>	<b>Drift-Resilient Cell-State Metric for Multilevel Phase-Change Memory .....</b>	<b>55</b>
	<i>N. Papandreou, A. Sebastian, A. Pantazi, M. Breitwisch, C. Lam, H. Pozidis, E. Eleftheriou</i>	
<b>3.6</b>	<b>Thermally-Assisted Ti/Pr<sub>0.7</sub>Ca<sub>0.3</sub>MnO<sub>3</sub> ReRAM with Excellent Switching Speed and Retention Characteristics .....</b>	<b>59</b>
	<i>S. Jung, M. Siddik, W. Lee, J. Park, X. Liu, J. Woo, G. Choi, J. Lee, N. Lee, Y. H. Jang, H. Hwang</i>	
<b>3.7</b>	<b>Quantized Conductive Filament Formed by Limited Cu Source in Sub-5nm Era.....</b>	<b>63</b>
	<i>J. Park, W. Lee, M. Choe, S. Jung, M. Son, S. Kim, S. Park, J. Shin, D. Lee, M. Siddik, J. Woo, G. Choi, E. Cha, T. Lee, H. Hwang</i>	

## **SESSION 4: CIRCUIT AND DEVICE INTERACTION – EMERGING DEVICES AND CIRCUITS BEYOND CMS**

<b>4.1 Architecting Advanced Technologies for 14nm and Beyond with 3D FinFET Transistors for the Future SoC Applications (Invited) .....</b>	67
A. Keshavarzi, D. Somasekhar, M. Rashed, S. Ahmed, K. Maitra, R. Miller, A. Knorr, J. Cho, R. Augur, S. Banna, C.-H. Shaw, A. Halliyal, U. Schroeder, A. Wei, J. Eagly, K. Korablev, S. Luning, M.-R. Lin, S. Venkatesan, S. Kengeri, G. Bartlett	
<b>4.2 Novel V<sub>TH</sub> Self-Adjusting MISFET with SiN Charge Trap Layer for Ultra Low Power LSI .....</b>	71
K. Tatsumura, A. Kawasumi, S. Kawanaka	
<b>4.3 A 600MHz MTJ-Based Nonvolatile Latch Making Use of Incubation Time in MTJ Switching.....</b>	75
T. Endoh, S. Togashi, F. Iga, Y. Yoshida, T. Ohsawa, H. Koike, S. Fukami, S. Ikeda, N. Kasai, N. Sakimura, T. Hanyu, H. Ohno	
<b>4.4 Phase Change Memory as Synapse for Ultra-Dense Neuromorphic Systems: Application to Complex Visual Pattern Extraction .....</b>	79
M. Suri, O. Bichler, D. Querlioz, O. Cueto, L. Perniola, V. Sousa, D. Vuillaume, C. Gamrat, B. Desalvo	
<b>4.5 Device Circuit Co-Design Using Classical and Non-Classical III-V Multi-Gate Quantum-Well FETs (MuQFETs).....</b>	83
L. Liu, V. Saripalli, V. Narayanan, S. Datta	
<b>4.6 Overcoming Carbon Nanotube Variations through Co-Optimized Technology and Circuit Design .....</b>	87
J. Zhang, N. Patil, H.-S. P. Wong, S. Mitra	

## **SESSION 5: MODELING AND SIMULATION – VARIABILITY AND STEEP SUB-THRESHOLD SLOPE DEVICES**

<b>5.1 Performance Limits of Superlattice-Based Steep-Slope Nanowire FETs.....</b>	91
E. Gnani, P. Maiorano, S. Reggiani, A. Gnudi, G. Baccarani	
<b>5.2 A Simulation Study of Strain Induced Performance Enhancements in InAs Nanowire Tunnel-FETs.....</b>	95
F. Conzatti, M. G. Pala, D. Esseni, E. Bano, L. Selmi	
<b>5.3 Two-Dimensional Quantum Mechanical Modeling of Band-to-Band Tunneling in Indirect Semiconductors .....</b>	99
W. G. Vandenberghe, B. Sorée, W. Magnus, M. V. Fischetti, A. S. Verhulst, G. Groeseneken	
<b>5.4 Statistical Variability and Reliability in Nanoscale FinFETs.....</b>	103
X. Wang, A. R. Brown, B. Cheng, A. Asenov	
<b>5.5 A Unified 3D Device Simulation of Random Dopant, Interface Trap and Work Function Fluctuations on High-k/Metal Gate Devices .....</b>	107
Y. Li, H.-W. Cheng, Y.-Y. Chiu, C.-Y. Yiu, H.-W. Su	
<b>5.6 Self-Heating Induced Feedback Effect on Drain Current Mismatch and Its Modeling .....</b>	111
J. J.-Y. Kuo, P. Su	
<b>5.7 Transistor Matching and Silicon Thickness Variation in ETSOI Technology .....</b>	115
T. B. Hook, M. Vinet, R. Murphy, S. Ponoth, L. Grenouillet	

## **SESSION 6: CHARACTERIZATION, RELIABILITY AND YIELD – NANO SCALE CHARACTERIZATION, CIRCUITS**

<b>6.1 3D-Carrier Profiling in FinFETs Using Scanning Spreading Resistance Microscopy .....</b>	119
J. Mody, G. Zschätzsch, S. Kölling, A. De Keersgieter, G. Eneman, A. K. Kambham, C. Drijbooms, A. Schulze, T. Chiarella, N. Horiguchi, T.-Y. Hoffmann, P. Eyben, W. Vandervorst	
<b>6.2 Direct Two-Dimensional Electrostatic Potential Cross-Sectional Mapping of Sub-30-nm MOSFET under Operation Mode Using Electron Holography .....</b>	123
N. Ikarashi, H. Takeda, K. Yako, M. Hane	
<b>6.3 Time-Dependent Variability of High-k Based MOS Devices: Nanoscale Characterization and Inclusion in Circuit Simulators (Invited) .....</b>	127
M. Nafria, R. Rodriguez, M. Porti, J. Martin-Martinez, M. Lanza, X. Aymerich	
<b>6.4 Unexpected Failure during HBM ESD Stress in Nanometer-Scale nLDMOS-SCR Devices.....</b>	131
S.-H. Chen, S. Thijss, A. Griffoni, D. Linten, A. De Keersgieter, G. Groeseneken	
<b>6.5 Investigation of Stress Induced Voiding and Electromigration Phenomena on Direct Copper Bonding Interconnects for 3D Integration.....</b>	135
R. Taibi, L. Di Cioccio, C. Chappaz, M. Francou, J. Dechamp, P. Larre, S. Moreau, L.-L. Chapelon, R. Fortunier	

<b>6.6 High Density 3D LSI Technology Using W/Cu Hybrid TSVs .....</b>	139
<i>M. Murugesan, H. Kino, A. Hashiguchi, C. Miyazaki, H. Shimamoto, H. Kobayashi, T. Fukushima, T. Tanaka, M. Koyanagi</i>	

## **SESSION 7: PROCESS TECHNOLOGY – 3D, HETEROGENEOUS LAYER INTEGRATION, AND SELF-ASSEMBLY PATTERNING**

<b>7.1 3D Copper TSV Integration, Testing and Reliability .....</b>	143
<i>M. G. Farooq, T. L. Graves-Abe, W. F. Landers, C. Kothandaraman, B. A. Himmel, P. S. Andry, C. K. Tsang, E. Sprogis, R. P. Volant, K. S. Petrarca, K. R. Winstel, J. M. Safran, T. D. Sullivan, F. Chen, M. J. Shapiro, R. Hannon, R. Lipitak, D. Berger, S. Iyer</i>	
<b>7.2 Spatial Variation of TSV Capacitance and Method of Stabilization with Al<sub>2</sub>O<sub>3</sub>-Induced Negative Fixed Charge at the Silicon-Liner Interface .....</b>	147
<i>L. Zhang, R. I. Made, H. Y. Li, S. Gao, G. Q. Lo, D. L. Kwong, C. S. Tan</i>	
<b>7.3 Advances, Challenges and Opportunities in 3D CMOS Sequential Integration (Invited) .....</b>	151
<i>P. Batude, M. Vinet, B. Previtali, C. Tabone, C. Xu, J. Mazurier, O. Weber, F. Andrieu, L. Tostie, L. Brevard, B. Sklenard, P. Coudrain, S. Bobba, H. Ben Jamaa, P.-E. Gaillardon, A. Pouydebasque, O. Thomas, C. Le Royer, J.-M. Hartmann, L. Sanchez, L. Baud, V. Carron, L. Clavelier, G. Micheli, S. Deleonibus, O. Faynot, T. Poiroux</i>	
<b>7.4 Highly-Reliable BEOL-Transistor with Oxygen-Controlled InGaZnO and Gate/Drain Offset Design for High/Low Voltage Bridging I/O Operations .....</b>	155
<i>K. Kaneko, N. Inoue, S. Saito, N. Furutake, H. Sunamura, J. Kawahara, M. Hane, Y. Hayashi</i>	
<b>7.5 Carbon-Based Interconnect: Performance, Scaling and Reliability of 3D Stacked Multilayer Graphene System .....</b>	159
<i>T. Yu, E. Kim, N. Jain, Y. Xu, R. Geer, B. Yu</i>	
<b>7.6 A Novel Bottom-Up Ag Contact (30nm Diameter and 6.5 Aspect Ratio) Technology by Electroplating for 1Xnm and Beyond Technology .....</b>	163
<i>C.-A. Jong, P.-J. Sung, M.-Y. Lee, F.-J. Hou, K. Wu, Y.-H. Su, B.-M. Chen, C.-W. Ho, R.-J. Chung, Y.-J. Lee, W.-F. Wu, C. Hu, F.-L. Yang</i>	
<b>7.7 SRAM, NAND, DRAM Contact Hole Patterning using Block Copolymer Directed Self-Assembly Guided by Small Topographical Templates .....</b>	167
<i>X.-Y. Bao, H. Yi, C. Bencher, L.-W. Chang, H. Dai, Y. Chen, P.-T. J. Chen, H.-S. P. Wong</i>	

## **SESSION 8: DISPLAYS, SENSORS, AND MEMS – IMAGE SENSORS**

<b>8.1 Extremely-Low-Noise CMOS Image Sensor with High Saturation Capacity .....</b>	171
<i>K. Itonaga, K. Mizuta, T. Kataoka, M. Yanagita, H. Ikeda, H. Ishiwata, Y. Tanaka, T. Wakano, Y. Matoba, T. Oishi, R. Yamamoto, S. Arakawa, J. Komachi, M. Katsumata, S. Watanabe, S. Saito, T. Haruta, S. Matsumoto, K. Ohno, T. Ezaki, T. Nagano, T. Hirayama</i>	
<b>8.2 High Performance 300mm Backside Illumination Technology for Continuous Pixel Shrinkage .....</b>	175
<i>D. N. Yang, B. C. Hsieh, C. C. Wang, J. C. Liu, T. J. Wang, W. D. Wang, C. C. Chuang, C. Chao, Y. L. Tu, C. S. Tsai, T. L. Hsu, F. Ramberg, W. P. Mo, H. Rhodes, D. Tai, V. C. Venezia, S. G. Wu</i>	
<b>8.3 A 1.4µm Front-Side Illuminated Image Sensor with Novel Light Guiding Structure Consisting of Stacked Lightpipes .....</b>	179
<i>H. Watanabe, J. Hirai, M. Katsuno, K. Tachikawa, S. Tsuji, M. Kataoka, S. Kawagishi, H. Kubo, H. Yano, S. Suzuki, G. Okazaki, K. Yamamoto, H. Fujinaka, T. Fujioka, M. Suzuki</i>	
<b>8.4 Investigation of Dark Current Random Telegraph Signal in Pinned Photodiode CMOS Image Sensors .....</b>	183
<i>V. Goiffon, C. Virmontois, P. Magnan</i>	
<b>8.5 A CMOS Compatible Ge-on-Si APD Operating in Proportional and Geiger Modes at Infrared Wavelengths .....</b>	187
<i>A. Sammak, M. Aminian, L. Qi, W. B. De Boer, E. Charbon, L. K. Nanver</i>	
<b>8.6 Enhanced Angle Sensitive Pixels for Light Field Imaging .....</b>	191
<i>S. Sivaramakrishnan, A. Wang, P. R. Gill, A. Molnar</i>	
<b>8.7 A 192x108 Pixel ToF-3D Image Sensor with Single-Tap Concentric-Gate Demodulation Pixels in 0.13 µm Technology .....</b>	195
<i>T. Y. Lee, Y. J. Lee, D. K. Min, S. H. Lee, W. H. Kim, S. H. Kim, J. K. Jung, I. Ovsiannikov, Y. G. Jin, Y. D. Park, E. R. Fossum, C. H. Chung</i>	

## **SESSION 9: MEMORY TECHNOLOGY – FLASH MEMORIES**

<b>9.1 A Middle-1X nm NAND Flash Memory Cell (M1X-NAND) with Highly Manufacturable Integration Technologies.....</b>	199
<i>J. Hwang, J. Seo, Y. Lee, S. Park, J. Leem, J. Kim, T. Hong, S. Jeong, K. Lee, H. Heo, H. Lee, P. Jang, K. Park, M. Lee, S. Baik, J. Kim, H. Kkang, M. Jang, J. Lee, G. Cho, J. Lee, B. Lee, H. Jang, S. Park, J. Kim, S. Lee, S. Aritome, S. Hong, S. Park</i>	
<b>9.2 Scaling Feasibility Study of Planar Thin Floating Gate (FG) NAND Flash Devices and Size Effect Challenges Beyond 20nm .....</b>	203
<i>H.-T. Lue, Y.-H. Hsiao, K.-Y. Hsieh, S.-Y. Wang, T. Yang, K.-C. Chen, C.-Y. Lu</i>	
<b>9.3 A New Disturb Free Programming Scheme in Scaled NAND Flash Memory .....</b>	207
<i>R. Shirota, C.-H. Huang, H. Arakawa</i>	
<b>9.4 Embedded Flash Technologies and their Applications: Status &amp; Outlook (Invited) .....</b>	211
<i>R. Strenz</i>	
<b>9.5 Scalability of Split-Gate Charge Trap Memories Down to 20nm for Low-Power Embedded Memories.....</b>	215
<i>L. Masoero, G. Molas, F. Brun, M. Gély, J. P. Colonna, V. Della Marca, O. Cueto, E. Nowak, A. De Luca, P. Brianceau, C. Charpin, R. Kies, A. Toffoli, D. Lafond, V. Delaye, F. Aussemac, C. Carabasse, S. Pauliac, C. Comboroure, G. Ghibaudo, S. Deleonibus, B. Salvo</i>	
<b>9.6 Abnormal <math>V_{TH}/V_{FB}</math> Shift Caused by As-Grown Mobile Charges in <math>Al_2O_3</math> and its Impacts on Flash Memory Cell Operations.....</b>	219
<i>B. J. Tang, W. D. Zhang, J. F. Zhang, G. Van Den Bosch, B. Govoreanu, J. Van Houdt</i>	
<b>9.7 Demonstration of Memory String with Stacked Junction-Less SONOS Realized on Vertical Silicon Nanowire .....</b>	223
<i>Y. Sun, H. Y. Yu, N. Singh, K. C. Leong, E. Quek, G. Q. Lo, D. L. Kwong</i>	

## **SESSION 10: EMERGING TECHNOLOGIES – ENERGY HARVESTING DEVICES, CIRCUITS AND SYSTEMS**

<b>10.1 Recent Advances in Thermoelectrics (Invited).....</b>	227
<i>M. Zebarjadi, G. Chen</i>	
<b>10.2 Process Challenges of MEMS Harvesters and their Effect on Harvester Performance (Invited).....</b>	231
<i>R. J. M. Vullers, R. Van Schaijk, M. Goedbloed, R. Elfrink, Z. Wang, C. Van Hoof</i>	
<b>10.3 Ultra Low Power Microsystems Using RF Energy Scavenging (Invited).....</b>	235
<i>M. P. Flynn, B. H. G. Rhew, J. Jaehun Jeong, J. A. Fredenburg</i>	
<b>10.4 Research in Self-Powered Electronic Systems (Invited) .....</b>	239
<i>D. Buss</i>	
<b>10.5 Energy Harvesting and Implantable Medical Devices - First Order Selection Criteria (Invited).....</b>	243
<i>C. L. Schmidt, E. R. Scott</i>	

## **SESSION 11: MODELING AND SIMULATION – GRAPHENE DEVICES AND ULTIMATE LOGIC ARCHITECTURES**

<b>11.1 Modeling All Spin Logic: Multi-Magnet Networks Interacting via Spin Currents (Invited) .....</b>	247
<i>A. Sarkar, S. Srinivasan, B. Behin-Aein, S. Datta</i>	
<b>11.2 Ultimate Device Scaling: Intrinsic Performance Comparisons of Carbon-Based, InGaAs, and Si Field-Effect Transistors for 5 nm Gate Length .....</b>	251
<i>M. Luisier, M. Lundstrom, D. A. Antoniadis, J. Bokor</i>	
<b>11.3 Ferroelectric Negative Capacitance MOSFET: Capacitance Tuning &amp; Antiferroelectric Operation.....</b>	255
<i>A. I. Khan, C. W. Yeung, C. Hu, S. Salahuddin</i>	
<b>11.4 Nanodevices in Flatland: Two-Dimensional Graphene-Based Transistors with High <math>I_{on}/I_{off}</math> Ratio .....</b>	259
<i>G. Fiori, A. Betti, S. Bruzzone, P. D'Amico, G. Iannaccone</i>	
<b>11.5 Role of Dissipative Quantum Transport in DC, RF, and Self-Heating Characteristics of Short Channel Graphene FETs.....</b>	263
<i>Y. Lu, J. Guo</i>	
<b>11.6 Geometries and Electronic Structures of Graphene Adsorbed on <math>SiO_2</math> (0001) Surfaces: The Possibility of Electronic Structure Tuning by an Insulating Substrate.....</b>	267
<i>N. T. Cuong, M. Otani, S. Okada</i>	

<b>11.7 Simulation of Graphene Nanoscale RF Transistors Including Scattering and Generation/Recombination Mechanisms .....</b>	271
<i>A. Paussa, M. Geromel, P. Palestri, M. Bresciani, D. Esseni, L. Selmi</i>	

## **SESSION 12: CHARACTERIZATION, RELIABILITY, AND YIELD – MEMORY RELIABILITY**

<b>12.1 Understanding the Conduction and Switching Mechanism of Metal Oxide RRAM through Low Frequency Noise and AC Conductance Measurement and Analysis.....</b>	275
<i>S. Yu, R. Jeyasingh, Y. Wu, H.-S. P. Wong</i>	
<b>12.2 Conducting Mechanism of Atom Switch with Polymer Solid-Electrolyte.....</b>	279
<i>K. Okamoto, M. Tada, T. Sakamoto, M. Miyamura, N. Banno, N. Iguchi, H. Hada</i>	
<b>12.3 Physical Mechanisms of Endurance Degradation in TMO-RRAM.....</b>	283
<i>B. Chen, Y. Lu, B. Gao, Y. H. Fu, F. F. Zhang, P. Huang, Y. S. Chen, L. F. Liu, X. Y. Liu, J. F. Kang, Y. Y. Wang, Z. Fang, H. Y. Yu, X. Li, X. P. Wang, N. Singh, G. Q. Lo, D. L. Kwong</i>	
<b>12.4 Statistical Characterization of Current Paths in Narrow Poly-Si Channels.....</b>	287
<i>R. Degraeve, M. Toledoano-Luque, A. Suhane, G. Van Den Bosch, A. Arreghini, B. Tang, B. Kaczer, P. Roussel, G. S. Kar, J. Van Houdt, G. Groeseneken</i>	
<b>12.5 Explore Physical Origins of Resistance Drift in Phase Change Memory and its Implication for Drift-Insensitive Materials .....</b>	291
<i>J. Li, B. Luan, T. H. Hsu, Y. Zhu, G. Martyna, D. Newns, H. Y. Cheng, S. Raoux, H. L. Lung, C. Lam</i>	
<b>12.6 Reliability Perspectives for High Density PRAM Manufacturing (Invited) .....</b>	295
<i>S. J. Ahn, Y. Song, H. Jeong, B. Kim, Y.-S. Kang, D.-H. Ahn, Y. Kwon, S. W. Nam, G. Jeong, H. Kang, C. Chung</i>	

## **SESSION 13: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – PLANAR INGAAS FETS**

<b>13.1 Advancing CMOS beyond the Si Roadmap with Ge and III/V Devices (Invited) .....</b>	299
<i>M. Heyns, A. Alian, G. Brammertz, M. Caymax, Y. C. Chang, L. K. Chu, B. De Jaeger, G. Eneman, F. Gencarelli, G. Groeseneken, G. Hellings, A. Hikavyy, T. Y. Hoffmann, M. Houssa, C. Huyghebaert, D. Leonelli, D. Lin, R. Loo, W. Magnus, C. Merckling, M. Meuris, J. Mitard, L. Nyns, T. Orzali, R. Rooyackers, S. Sioncke, B. Soree, X. Sun, A. Vandooren, A. Verhulst, B. Vincent, N. Waldron, G. Wang, W. Wang, L. Witters</i>	
<b>13.2 High Transconductance Self-Aligned Gate-Last Surface Channel <math>\text{In}_{0.53}\text{Ga}_{0.47}\text{As}</math> MOSFET.....</b>	303
<i>M. Egard, L. Ohlsson, B. M. Borg, F. Lenrick, R. Wallenberg, L.-E. Wernersson, E. Lind</i>	
<b>13.3 High Drain Current (<math>&gt;2\text{A/mm}</math>) InGaAs Channel MOSFET at <math>V_D=0.5\text{V}</math> with Shrinkage of Channel Length by InP Anisotropic Etching .....</b>	307
<i>Y. Yonai, T. Kanazawa, S. Ikeda, Y. Miyamoto</i>	
<b>13.4 Enhancement Technologies and Physical Understanding of Electron Mobility in III-V n-MOSFETs with Strain and MOS Interface Buffer Engineering .....</b>	311
<i>S. H. Kim, M. Yokoyama, N. Taoka, R. Nakane, T. Yasuda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, S. Takagi</i>	
<b>13.5 Performance Enhancement of P-Channel InGaAs Quantum-Well FETs by Superposition of Process-Induced Uniaxial Strain and Epitaxially-Grown Biaxial Strain .....</b>	315
<i>L. Xia, V. Tokranov, S. R. Oktyabrsky, J. A. Del Alamo</i>	
<b>13.6 <math>f_T = 688 \text{ GHz}</math> and <math>f_{\text{max}} = 800 \text{ GHz}</math> in <math>L_g = 40 \text{ nm}</math> <math>\text{In}_{0.7}\text{Ga}_{0.3}\text{As}</math> mHEMTs with <math>g_{\text{m,max}} &gt; 2.7 \text{ mS}/\mu\text{m}</math> .....</b>	319
<i>D.-H. Kim, B. Brar, J. A. Del Alamo</i>	

## **SESSION 14: DISPLAY, SENSORS, AND MEMS – NOVEL THIN FILM TRANSISTOR TECHNOLOGY**

<b>14.1 A Novel Silicon-On-Quartz (SOQ) Device for Optical Mobile Applications .....</b>	323
<i>T. Nagata, H. Kanemaru, M. Ikegami, Y. Nagatomo, R. Nakamura, M. Handa, K. Uchibori</i>	
<b>14.2 Highly Sensitive and Reliable X-Ray Detector with <math>\text{HgI}_2</math> Photoconductor and Oxide Drive TFT .....</b>	327
<i>S. I. Kim, S. W. Kim, J. C. Park, Y. Kim, S. W. Han, H. K. Kim, C. J. Kim, U.-I. Chung, I.-K. Yoo, K. Kim</i>	
<b>14.3 Dual Gate Photo-Thin Film Transistor with High Photoconductive Gain for High Reliability, and Low Noise Flat Panel Transparent Imager .....</b>	331
<i>S. Jeon, S.-E. Ahn, I. Song, Y. Jeon, Y. Kim, S. Kim, H. Choi, H. Kim, E. Lee, S. Lee, A. Nathan, J. Robertson, C. Kim, U.-I. Chung, I. Yoo, K. Kim</i>	
<b>14.4 Sheet-Type Organic Active Matrix Amplifier System Using Vth-Tunable, Pseudo-CMOS Circuits with Floating-Gate Structure .....</b>	335
<i>T. Yokota, T. Sekitani, T. Tokuhara, U. Zschieschang, H. Klauk, T.-C. Huang, M. Takamiya, T. Sakurai, T. Someya</i>	

<b>14.5 Single-Grain Si TFTs Using Spin-Coated Liquid-Silicon .....</b>	339
<i>J. Zhang, R. Ishihara, H. Tagagishi, R. Kawajiri, T. Shimoda, C. I. M. Beenakker</i>	
<b>14.6 Temperature Dependent Electron Transport in Amorphous Oxide Semiconductor Thin Film Transistors.....</b>	343
<i>S. Lee, A. Nathan, J. Robertson, K. Ghaffarzadeh, M. Pepper, S. Jeon, C. Kim, I.-H. Song, U.-I. Chung, K. Kim</i>	
<b>14.7 A New Candidate for High Performance Transparent Electronic Circuits: Sol-Gel Based SnO<sub>2</sub>/ZrO<sub>2</sub> Thin Film Transistors (Late News).....</b>	347
<i>J. Jang, R. Kitsomboonloha, V. Subramanian</i>	

## **SESSION 15: CIRCUIT AND DEVICE INTERACTION – PLATFORM TECHNOLOGY AND DESIGN OPTIMIZATION**

<b>15.1 Bulk Planar 20nm High-k/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications.....</b>	350
<i>H.-J. Cho, K.-I. Seo, W. C. Jeong, Y.-H. Kim, Y. D. Lim, W. W. Jang, J. G. Hong, S. D. Suk, M. Li, C. Ryou, H. S. Rhee, J. G. Lee, H. S. Kang, Y. S. Son, C. L. Cheng, S. H. Hong, W. S. Yang, S. W. Nam, J. H. Ahn, D. H. Lee, S. Park, M. Sadaaki, D. H. Cha, D. Kim, S. Sim, S. Hyun, C. Koh, B. Lee, S. Lee, M. Kim, Y. Bae, B. Yoon, S. Kang, J. Hong, S. Choi, D. Sohn, J. Yoon, C. Chung</i>	
<b>15.2 Improving the Energy/Power Constraint for Technology Optimization.....</b>	354
<i>D. J. Frank, L. Chang, W. Haensch</i>	
<b>15.3 CMOS Device Design and Optimization from a Perspective of Circuit-Level Energy-Delay Optimization .....</b>	358
<i>L. Wei, D. Antoniadis</i>	
<b>15.4 Technology Roadmaps and Low Power SoC Design (Invited).....</b>	362
<i>G. Yeric</i>	
<b>15.5 Assessment of Fully-Depleted Planar CMOS for Low Power Complex Circuit Operation.....</b>	366
<i>Z. Ren, S. Mehta, J. Cai, S. Wu, Y. Zhu, T. Kanarsky, S. Kanakasabapathy, L. F. Edge, R. Zhang, P. Lindo, J. Koshy, K. Tabakman, P. Kulkarni, V. Sardesai, K. Cheng, A. Khakifirooz, B. Doris, H. Bu, D.-G. Park</i>	
<b>15.6 Design-Friendly Scalability of Cost-Effective 28LP Technology Platform Featuring 2<sup>nd</sup> Generation Gate-First HK/MG Transistors without eSiGe .....</b>	370
<i>H. Fukutome, D. H. Kim, S. M. Hwang, L. G. Jeong, S. C. Kim, J. C. Kim, I. Nakamatsu, M. K. Jung, W. C. Lee, Y. S. Kim, S. D. Kwon, G. H. Lyu, J. M. Youn, Y. M. Oh, M. H. Park, J. H. Ku, N.-I. Lee, E. S. Jung, S. Paak</i>	
<b>15.7 Technology-Circuit Convergence for Full-SOC Platform in 28 nm and Beyond (Invited) .....</b>	374
<i>F. Arnaud, S. Colquhoun, A. L. Mareau, S. Kohler, S. Jeannot, F. Hasbani, R. Paulin, S. Cremer, C. Charbuillet, G. Druais, P. Scheer</i>	

## **SESSION 16: NANO DEVICE TECHNOLOGY – NEW CONCEPT DEVICES AND ADVANCED GROUP IV**

<b>16.1 Ultra Low Power: Emerging Devices and Their Benefits for Integrated Circuits (Invited).....</b>	378
<i>A. M. Ionescu, L. De Michielis, N. Dagtekin, G. Salvatore, J. Cao, A. Rusu, S. Bartsch</i>	
<b>16.2 Self-Depleted T-Gate Schottky Barrier Tunneling FET with Low Average Subthreshold Slope and High I<sub>ON</sub>/I<sub>OFF</sub> by Gate Configuration and Barrier Modulation.....</b>	382
<i>Q. Huang, Z. Zhan, R. Huang, X. Mao, L. Zhang, Y. Qiu, Y. Wang</i>	
<b>16.3 Complementary Thin-Base Symmetric Lateral Bipolar Transistors on SOI .....</b>	386
<i>J. Cai, T. H. Ning, C. D'Emic, K. K. Chan, W. E. Haensch, J.-B. Yau, D.-G. Park</i>	
<b>16.4 Experimental Evidence of Increased Deformation Potential at MOS Interface and Its Impact on Characteristics of ETSOI FETs.....</b>	390
<i>T. Ohashi, T. Takahashi, N. Beppu, S. Oda, K. Uchida</i>	
<b>16.5 First Demonstration of Ultrathin Body c-SiGe Channel FDSOI pMOSFETs Combined with SiGe(:B) RSD: Drastic Improvement of Electrostatics (V<sub>th,p</sub> Tuning, DIBL) and Transport (<math>\mu_0</math>, I<sub>sat</sub>) Properties down to 23nm Gate Length .....</b>	394
<i>C. Le Royer, A. Villalon, M. Cassé, D. Cooper, J. Mazurier, B. Prévitali, C. Tabone, P. Perreau, J.-M. Hartmann, P. Scheiblin, F. Allain, F. Andrieu, O. Weber, P. Batude, O. Faynot, T. Poiroux</i>	
<b>16.6 GeSn Technology: Extending the Ge Electronics Roadmap .....</b>	398
<i>S. Gupta, R. Chen, B. Magyari-Kope, H. Lin, B. Yang, A. Nainani, Y. Nishi, J. S. Harris, K. C. Saraswat</i>	
<b>16.7 High-Mobility Germanium-Tin (GeSn) P-Channel MOSFETs Featuring Metallic Source/Drain and Sub-370° C Process Modules (Late News).....</b>	402
<i>G. Han, S. Su, C. Zhan, Q. Zhou, Y. Yang, L. Wang, P. Guo, W. Wei, C. P. Wong, Z. X. Shen, B. Cheng, Y.-C. Yeo</i>	

## **SESSION 17: MODELING AND SIMULATION- SIMULATION OF MEMORY DEVICES**

<b>17.1 Impact of Atomistic Doping and 3D Electrostatics on the Variability of RTN Time Constants in Flash Memories.....</b>	405
<i>A. Mauri, N. Castellani, C. M. Compagnoni, A. Ghetti, P. Cappelletti, A. S. Spinelli, A. L. Lacaia</i>	
<b>17.2 Filamentary-Switching Model in RRAM for Time, Energy and Scaling Projections (Invited) .....</b>	409
<i>D. Ielmini</i>	
<b>17.3 On the Stochastic Nature of Resistive Switching in Metal Oxide RRAM: Physical Modeling, Monte Carlo Simulation, and Experimental Characterization.....</b>	413
<i>S. Yu, X. Guan, H.-S. P. Wong</i>	
<b>17.4 Oxide-Based RRAM: Unified Microscopic Principle for both Unipolar and Bipolar Switching .....</b>	417
<i>B. Gao, J. F. Kang, Y. S. Chen, F. F. Zhang, B. Chen, P. Huang, L. F. Liu, X. Y. Liu, Y. Y. Wang, X. A. Tran, Z. R. Wang, H. Y. Yu, A. Chin</i>	
<b>17.5 Comprehensive Physical Modeling of Forming and Switching Operations in HfO<sub>2</sub> RRAM Devices .....</b>	421
<i>L. Vandelli, A. Padovani, L. Larcher, G. Broglia, M. Montorsi, G. Ori, M. Montorsi, G. Bersuker, P. Pavan</i>	
<b>17.6 Numerical Analysis of Domain Wall Propagation for Dense Memory Arrays .....</b>	425
<i>C. Augustine, A. Raychowdhury, B. Behin-Aein, S. Srinivasan, J. Tschanz, V. K. De, K. Roy</i>	

## **SESSION 18: CHARACTERIZATION, RELIABILITY, AND YIELD-HIGH-K/METAL GATE RELIABILITY**

<b>18.1 Impact of TDDB in MG/HK Devices on Circuit Functionality in Advanced CMOS Technologies .....</b>	429
<i>A. Kerber, D. Lipp, M. Trentzsch, B. P. Linder, E. Cartier</i>	
<b>18.2 Influence of Charge Trapping on Failure Detection and Its Distributions for nFET High-k Stacks.....</b>	433
<i>E. Y. Wu, D. P. Ioannou, C. B. Larow</i>	
<b>18.3 Improved High-k/Metal Gate Lifetime via Improved SILC Understanding and Mitigation .....</b>	437
<i>M. Jo, C. Y. Kang, J. Huang, G. Bersuker, C. Young, P. Kirsch, R. Jammy</i>	
<b>18.4 Fundamental Aspects of HfO<sub>2</sub>-Based High-k Metal Gate Stack Reliability and Implications on t<sub>inv</sub>-Scaling (Invited).....</b>	441
<i>E. Cartier, A. Kerber, T. Ando, M. M. Frank, K. Choi, S. Krishnan, B. Linder, K. Zhao, F. Monsieur, J. Stathis, V. Narayanan</i>	
<b>18.5 Rejected-Superior NBTI Reliability of SiGe Channel pMOSFETs: Replacement Gate, FinFETs, and Impact of Body Bias .....</b>	445
<i>J. Franco, B. Kaczer, G. Eneman, P. J. Roussel, T. Grasser, J. Mitard, L.-å. Ragnarsson, M. Cho, L. Witters, T. Chiarella, M. Togo, W.-E. Wang, A. Hikavyy, R. Loo, N. Horiguchi, G. Groeseneken</i>	
<b>18.6 Low Frequency Noise Variability in High-k/Metal Gate Stack 28nm Bulk and FD-SOI CMOS Transistors.....</b>	449
<i>E. G. Ioannidis, S. Haendler, A. Bajolet, T. Pahron, N. Planes, F. Arnaud, R. A. Bianchi, M. Haond, D. Golanski, J. Rosa, C. Fenouillet-Beranger, P. Perreau, C. A. Dimitriadis, G. Ghibaudo</i>	

## **SESSION 19: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – GAN DEVICES**

<b>19.1 Deeply-Scaled Self-Aligned-Gate GaN DH-HEMTs with Ultrahigh Cutoff Frequency .....</b>	453
<i>K. Shinohara, D. Regan, A. Corrion, D. Brown, S. Burnham, P. J. Willadsen, I. Alvarado-Rodriguez, M. Cunningham, C. Butler, A. Schmitz, S. Kim, B. Holden, D. Chang, V. Lee, A. Ohoka, P. M. Asbeck, M. Micovic</i>	
<b>19.2 Impact of GaN Channel Scaling in InAlN/GaN HEMTs.....</b>	457
<i>D. S. Lee, B. Lu, M. Azize, X. Gao, S. Guo, D. Kopp, P. Fay, T. Palacios</i>	
<b>19.3 W-Band Power Performance of AlGaN/GaN DHFETs with Regrown n+ GaN Ohmic Contacts by MBE.....</b>	461
<i>D. F. Brown, A. Williams, K. Shinohara, A. Kurdoghlian, I. Milosavljevic, P. Hashimoto, R. Grabar, S. Burnham, C. Butler, P. Willadsen, M. Micovic</i>	
<b>19.4 Physics of Fluorine Plasma Ion Implantation for GaN Normally-Off HEMT Technology (Invited) .....</b>	465
<i>K. J. Chen, L. Yuan, M. J. Wang, H. Chen, S. Huang, Q. Zhou, C. Zhou, B. K. Li, J. N. Wang</i>	
<b>19.5 Electroluminescence Analysis of Time-Dependent Reverse-Bias Degradation of HEMTs: A Complete Model.....</b>	469
<i>M. Meneghini, A. Stocco, M. Bertin, N. Ronchi, A. Chini, D. Marcon, G. Meneghesso, E. Zanoni</i>	

<b>19.6 Si Trench Around Drain (STAD) Technology of GaN-DHFETs on Si Substrate for Boosting Power Performance .....</b>	473
<i>P. Srivastava, H. Oprins, M. Van Hove, J. Das, P. E. Malinowski, B. Bakeroor, D. Marcon, D. Visalli, X. Kang, S. Lenci, K. Geens, J. Viaene, K. Cheng, M. Leys, I. De Wolf, S. Decoutere, R. P. Mertens, G. Borghs</i>	

## **SESSION 20: DISPLAYS, SENSORS, AND MEMS – RESONATORS AND RF MEMS**

<b>20.1 High Performance pMEMSTM Oscillators - The Next Generation Frequency References (Invited) .....</b>	477
<i>H. Bhugra, Y. Wang, W. Pan, D. Lei, S. Lee</i>	
<b>20.2 Ovenized High Frequency Oscillators Based on Aluminum Nitride Contour Mode MEMS Resonators .....</b>	481
<i>A. Tazzoli, M. Rinaldi, G. Piazza</i>	
<b>20.3 Gallium Nitride-on-Silicon Micromechanical Overtone Resonators and Filters.....</b>	485
<i>A. Ansari, V. J. Gokhale, V. A. Thakar, J. Roberts, M. Rais-Zadeh</i>	
<b>20.4 Platform for JFET-Based Sensing of RF MEMS Resonators in CMOS Technology.....</b>	489
<i>E. Hwang, A. Driscoll, S. A. Bhave</i>	
<b>20.5 Switchable Wide Tuning Range Bandstop Filters for Frequency-Agile Radios .....</b>	493
<i>Z. Wu, Y. Shim, M. Rais-Zadeh</i>	
<b>20.6 A Metal Micromechanical Resonant Switch for On-Chip Power Applications.....</b>	497
<i>Y. Lin, T. Riekkinen, W.-C. Li, E. Alon, C. T.-C. Nguyen</i>	

## **SESSION 23: NANO DEVICE TECHNOLOGY – CARBON NANO-TUBES AND SI-NANOWIRE DEVICES**

<b>23.1 Carbon Nanotube Electronics - Materials, Devices, Circuits, Design, Modeling, and Performance Projection (Invited).....</b>	501
<i>H.-S. P. Wong, S. Mitra, D. Akinwande, C. Beasley, Y. Chai, H.-Y. Chen, X. Chen, G. Close, J. Deng, A. Hazeghi, J. Liang, A. Lin, L. S. Liyanage, J. Luo, J. Parker, N. Patil, M. Shulaker, H. Wei, L. Wei, J. Zhang</i>	
<b>23.2 Air-Stable Technique for Fabricating n-Type Carbon Nanotube FETs .....</b>	505
<i>H. Wei, H.-Y. Chen, L. Liyanage, H.-S. P. Wong, S. Mitra</i>	
<b>23.3 High Device Yield Carbon Nanotube NFETs for High-Performance Logic Applications .....</b>	509
<i>D. Shahjerdi, A. D. Franklin, S. Oida, G. S. Tulevski, S.-J. Han, J. B. Hannon, W. Haensch</i>	
<b>23.4 Systematic Understanding of Self-Heating Effects in Tri-Gate Nanowire MOSFETs Considering Device Geometry and Carrier Transport .....</b>	513
<i>K. Ota, M. Saitoh, C. Tanaka, Y. Nakabayashi, T. Numata</i>	
<b>23.5 Comprehensive Analysis of Ion Variation in Metal Gate FinFETs for 20nm and Beyond.....</b>	517
<i>T. Matsukawa, Y. Liu, S.-I. O'uchi, K. Endo, J. Tsukada, H. Yamauchi, Y. Ishikawa, H. Ota, S. Migita, Y. Morita, W. Mizubayashi, K. Sakamoto, M. Masahara</i>	
<b>23.6 New Understanding of the Statistics of Random Telegraph Noise in Si Nanowire Transistors - The Role of Quantum Confinement and Non-Stationary Effects .....</b>	521
<i>C. Liu, R. Wang, J. Zou, R. Huang, C. Fan, L. Zhang, J. Fan, Y. Ai, Y. Wang</i>	
<b>23.7 Sub-10 nm Carbon Nanotube Transistor (Late News) .....</b>	525
<i>A. D. Franklin, S.-J. Han, G. S. Tulevski, M. Luisier, C. M. Breslin, L. Gignac, M. S. Lundstrom, W. Haensch</i>	
<b>23.8 Record High RF Performance for Epitaxial Graphene Transistors (Late News) .....</b>	528
<i>Y. Q. Wu, D. B. Farmer, A. Valdes-Garcia, W. J. Zhu, K. A. Jenkins, C. Dimitrakopoulos, P. Avouris, Y.-M. Lin</i>	

## **SESSION 24: MEMORY TECHNOLOGY – RAM AND SPECIALTY MEMORIES**

<b>24.1 Extended Scalability of Perpendicular STT-MRAM towards Sub-20nm MTJ Node .....</b>	531
<i>W. Kim, J. H. Jeong, Y. Kim, W. C. Lim, J. H. Kim, J. H. Park, H. J. Shin, Y. S. Park, K. S. Kim, S. H. Park, Y. J. Lee, K. W. Kim, H. J. Kwon, H. L. Park, H. S. Ahn, S. C. Oh, J. E. Lee, S. O. Park, S. Choi, H. K. Kang, C. Chung</i>	
<b>24.2 Racetrack Memory: A High-Performance, Low-Cost, Non-Volatile Memory Based on Magnetic Domain Walls (Invited) .....</b>	535
<i>L. Thomas, S.-H. Yang, K.-S. Ryu, B. Hughes, C. Rettner, D.-S. Wang, C.-H. Tsai, K.-H. Shen, S. P. Parkin</i>	
<b>24.3 Racetrack Memory Cell Array with Integrated Magnetic Tunnel Junction Readout .....</b>	539
<i>A. J. Annunziata, M. C. Gaidis, L. Thomas, C. W. Chien, C. C. Hung, P. Chevalier, E. J. O'Sullivan, J. P. Hummel, E. A. Joseph, Y. Zhu, T. Topuria, E. Delenia, P. M. Rice, S. S. P. Parkin, W. J. Gallagher</i>	

<b>24.4 High-Density Charge Storage on Molecular Thin Films - Candidate Materials for High Storage Capacity Memory Cells</b> .....	543
<i>S. Paydavosi, K. Aidala, P. R. Brown, P. Hashemi, T. P. Osedach, J. L. Hoyt, V. Bulovic</i>	
<b>24.5 Ferroelectricity in Hafnium Oxide: CMOS Compatible Ferroelectric Field Effect Transistors</b> .....	547
<i>T. S. Böscke, J. Müller, D. Bräuhaus, U. Schröder, U. Böttger</i>	
<b>24.6 Multi-Functional Universal Device using a Band-Engineered Vertical Structure</b> .....	551
<i>D.-I. Moon, J.-S. Oh, S.-J. Choi, S. Kim, J.-Y. Kim, M.-S. Kim, Y.-S. Kim, M.-H. Kang, J.-W. Kim, Y.-K. Choi</i>	
<b>24.7 A High-Performance, High-Density 28nm eDRAM Technology with High-k/Metal-Gate</b> .....	555
<i>K. C. Huang, Y. W. Ting, C. Y. Chang, K. C. Tu, K. C. Tzeng, H. C. Chu, C. Y. Pai, A. Katoch, W. H. Kuo, K. W. Chen, T. H. Hsieh, C. Y. Tsai, W. C. Chiang, H. F. Lee, A. Achyuthan, C. Y. Chen, H. W. Chin, M. J. Wang, C. J. Wang, C. S. Tsai, C. M. Oconnell, S. Natarajan, S. Wuu, I. Wang, H. Hwang, L. Tran</i>	

## **SESSION 25: CIRCUIT AND DEVICE INTERACTION – LOW VOLTAGE DESIGN AND DEVICE VARIABILITY**

<b>25.1 Device-Circuit Interactions in Extremely Low Voltage CMOS Designs (Invited)</b> .....	559
<i>H. Fuketa, T. Yasufuku, S. Iida, M. Takamiya, M. Nomura, H. Shinohara, T. Sakurai</i>	
<b>25.2 Measuring Threshold Voltage Variability of 10G Transistors</b> .....	563
<i>T. Mizutani, A. Kumar, T. Hiramoto</i>	
<b>25.3 Chip-Level Power-Performance Optimization through Thermally-Driven Across-Chip Variation (ACV) Reduction</b> .....	567
<i>X. Yu, O. Gluschenkov, N. D. Zamdmer, J. Deng, B. A. Goplen, H. S. Landis, L. R. Logan, J. A. Culp, Y. Liang, M. Cai, W. Lee, N. Rovedo, F. D. Tamweber, D. M. Lea, B. J. Greene, J. Sim, D. K. Slisher, A. I. Chou, P. Chang, H. Trombley, E. J. Nowak, S. V. Deshpande, W. Henson, A. Mocuta, K. Rim</i>	
<b>25.4 Towards the Systematic Study of Aging Induced Dynamic Variability in Nano-MOSFETs: Adding the Missing Cycle-to-Cycle Variation Effects into Device-to-Device Variation</b> .....	571
<i>C. Liu, J. Zou, R. Wang, R. Huang, X. Xu, J. Liu, H. Wu, Y. Wang</i>	
<b>25.5 Drain Current Variability and MOSFET Parameters Correlations in Planar FDSOI Technology</b> .....	575
<i>J. Mazurier, O. Weber, F. Andrieu, F. Allain, L. Tostì, L. Brévard, O. Rozéau, M.-A. Jaud, P. Perreau, C. Fenouillet-Beranger, F. A. Kheaja, B. Colombeau, G. De Cock, G. Ghibaudo, M. Belleville, O. Faynot, T. Poiroux</i>	
<b>25.6 New Layout Dependency in High-k/Metal Gate MOSFETs</b> .....	579
<i>M. Hamaguchi, D. Nair, D. Jaeger, H. Nishimura, W. Li, M.-H. Na, C. Bernicot, J. Liang, K. Stahrenberg, K. Kim, M. Eller, K.-C. Lee, T. Iwamoto, Y.-W. Teh, S. Mori, Y. Takasu, J. H. Park, L. Song, N.-S. Kim, S. Kohler, H. Kothari, J.-P. Han, S. Miyake, H. Meer, F. Arnaud, K. Barla, M. Sherony, R. Donaton, M. Celik, K. Miyashita, V. Narayanan, R. Wachnik, M. Chudzik, J. Sudijono, J. Ku, J. Kim, M. Sekine, S. Johnson, W. Neumueller, R. Sampson, E. Kaste, R. Divakaruni, F. Matsuoka</i>	

## **SESSION 26: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – POWER DEVICES AND APPLICATIONS**

<b>26.1 NexFET Generation 2, New Way to Power</b> .....	583
<i>B. Yang, S. Xu, J. Korec, J. Wang, O. Lopez, D. Jauregui, C. Kocon, J. Herbsommer, S. Molloy, G. Daum, H. Lin, C. Pearce, J. Noquil, J. Shen</i>	
<b>26.2 GaN-Based Multi-Junction Diode with Low Reverse Leakage Current Using P-Type Barrier Controlling Layer</b> .....	587
<i>D. Shibata, K. Kaibara, T. Murata, Y. Yamada, T. Morita, Y. Anda, M. Ishida, H. Ishida, T. Ueda, T. Tanaka, D. Ueda</i>	
<b>26.3 Photon-Recycling GaN p-n Diodes Demonstrating Temperature-Independent, Extremely Low On-Resistance</b> .....	591
<i>K. Mochizuki, K. Nomoto, Y. Hatakeyama, H. Katayose, T. Mishima, N. Kaneda, T. Tsuchiya, A. Terano, T. Ishigaki, T. Tsuchiya, R. Tsuchiya, T. Nakamura</i>	
<b>26.4 Integrated Power Design Platform Based on Modeling Dynamic Behavior of GaN Devices</b> .....	595
<i>K. Mizutani, H. Ueno, Y. Kudoh, S. Nagai, K. Inoue, N. Otsuka, T. Ueda, T. Tanaka, D. Ueda</i>	
<b>26.5 High Performance SiC Trench Devices with Ultra-Low Ron (Invited)</b> .....	599
<i>T. Nakamura, Y. Nakano, M. Aketa, R. Nakamura, S. Mitani, H. Sakairi, Y. Yokotsuji</i>	
<b>26.6 Novel SiC Power MOSFET with Integrated Unipolar Internal Inverse MOS-Channel Diode</b> .....	602
<i>M. Uchida, N. Horikawa, K. Tanaka, K. Takahashi, T. Kiyosawa, M. Hayashi, M. Niwayama, O. Kusumoto, K. Adachi, C. Kudou, M. Kitabatake</i>	

## **SESSION 27: CHARACTERIZATION, RELIABILITY, AND YIELD – MOSFET RELIABILITY – BT**

<b>27.1 Positive Bias Temperature Instability Degradation of InGaAs n-MOSFETs with Al<sub>2</sub>O<sub>3</sub> Gate Dielectric.....</b>	606
<i>G. F. Jiao, W. Cao, Y. Xuan, D. M. Huang, P. D. Ye, M. F. Li</i>	
<b>27.2 Impact of Fermi Level Pinning inside Conduction Band on Electron Mobility of InxGa1-xAs MOSFETs and Mobility Enhancement by Pinning Modulation.....</b>	610
<i>N. Taoka, M. Yokoyama, S. H. Kim, R. Suzuki, R. Iida, S. Lee, T. Hoshii, W. Jevasuwan, T. Maeda, T. Yasuda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, S. Takagi</i>	
<b>27.3 Understanding Temperature Acceleration for NBTI .....</b>	614
<i>G. Pobegen, T. Aichinger, M. Nelhiebel, T. Grasser</i>	
<b>27.4 Analytic Modeling of the Bias Temperature Instability Using Capture/Emission Time Maps .....</b>	618
<i>T. Grasser, P.-J. Wagner, H. Reisinger, T. Aichinger, G. Pobegen, M. Nelhiebel, B. Kaczer</i>	
<b>27.5 Hot-Carrier to Cold-Carrier Device Lifetime Modeling with Temperature for Low Power 40nm Si-Bulk NMOS and PMOS FETs .....</b>	622
<i>A. Bravaix, V. Huard, D. Goguenheim, E. Vincent</i>	
<b>27.6 Silicide Barrier Engineering Induced Random Telegraph Noise in 1Xnm CMOS Contacts .....</b>	626
<i>M.-C. Chen, C.-Y. Lin, B.-Y. Chen, C.-H. Lin, G.-W. Huang, C.-C. Huang, C. Ho, T. Wang, C. Hu, F.-L. Yang</i>	
<b>27.7 Fundamental Origin of Excellent Low-Noise Property in 3D Si-MOSFETs - Impact of Charge-Centroid in the Channel Due to Quantum Effect on 1/f Noise .....</b>	630
<i>W. Feng, R. Hettiarachchi, Y. Lee, S. Sato, K. Kakushima, M. Sato, K. Fukuda, M. Niwa, K. Yamabe, K. Shiraishi, H. Iwai, K. Ohmori</i>	

## **SESSION 28: PROCESS TECHNOLOGY – DUAL CHANNEL CMOS AND GATE STACK MATERIALS**

<b>28.1 A Manufacturable Dual Channel (Si and SiGe) High-K Metal Gate CMOS Technology with Multiple Oxides for High Performance and Low Power Applications.....</b>	634
<i>S. Krishnan, U. Kwon, N. Moumen, M. W. Stoker, E. C. T. Harley, S. Bedell, D. Nair, B. Greene, W. Henson, M. Chowdhury, D. P. Prakash, E. Wu, D. Ioannou, E. Cartier, M.-H. Na, S. Inumiya, K. McStay, L. Edge, R. Iijima, J. Cai, M. Frank, M. Hargrove, D. Guo, A. Kerber, H. Jagannathan, T. Ando, J. Shepard, S. Siddiqui, M. Dai, H. Bu, J. Schaeffer, D. Jaeger, K. Barla, T. Wallner, S. Uchimura, Y. Lee, G. Karve, S. Zafar, D. Schepis, Y. Wang, R. Donaton, S. Saroop, P. Montanini, Y. Liang, J. Stathis, R. Carter, R. Pal, V. Paruchuri, H. Yamasaki, J-H. Lee, M. Ostermayr, J-P. Han, Y. Hu, M. Gribelyuk, D.-G. Park, X. Chen, S. Samavedam, S. Narasimha, P. Agnello, M. Khare, R. Divakaruni, V. Narayanan, M. Chudzik</i>	
<b>28.2 ALD Beryllium Oxide: Novel Barrier Layer for High Performance Gate Stacks on Si and High Mobility Substrates.....</b>	638
<i>J. H. Yum, G. Bersuker, D. A. Ferrer, T. Akyol, M. Lei, K. W. Park, T. W. Hudnall, M. C. Downer, C. W. Bielawski, E. T. Yu, J. Price, P. Kirsch, R. Jammy, J. C. Lee, S. K. Banerjee</i>	
<b>28.3 1-nm-Thick EOT High Mobility Ge n- and p-MOSFETs with Ultrathin GeOx/Ge MOS Interfaces Fabricated by Plasma Post Oxidation .....</b>	642
<i>R. Zhang, N. Taoka, P.-C. Huang, M. Takenaka, S. Takagi</i>	
<b>28.4 Material Potential and Scalability Challenges of Germanium CMOS (Invited) .....</b>	646
<i>A. Toriumi, C. H. Lee, S. K. Wang, T. Tabata, M. Yoshida, D. D. Zhao, T. Nishimura, K. Kita, K. Nagashio</i>	
<b>28.5 A Novel Atomic Layer Oxidation Technique for EOT Scaling in Gate-Last High-k/Metal Gate CMOS Technology .....</b>	650
<i>M. Dai, J. Liu, D. Guo, S. Krishnan, J. F. Shepard, P. Ronsheim, U. Kwon, S. Siddiqui, R. Krishnan, Z. Li, K. Zhao, J. Sudijono, M. P. Chudzik</i>	
<b>28.6 Dual-Channel Technology with Cap-Free Single Metal Gate for High Performance CMOS in Gate-First and Gate-Last Integration .....</b>	654
<i>L. Witters, J. Mitard, A. Veloso, A. Hikavyy, J. Franco, T. Kauerauf, M. Cho, T. Schram, F. Sebai, S. Yamaguchi, S. Takeoka, M. Fukuda, W.-E. Wang, B. Duriez, G. Eneman, R. Loo, K. Kellens, H. Tielens, P. Favia, E. Rohr, G. Hellings, H. Bender, P. Roussel, Y. Crabbe, S. Brus, G. Mannaert, S. Kubicek, K. Devriendt, K. Meyer, L. Ragnarsson, A. Steegen, N. Horiguchi</i>	
<b>28.7 Experimental and Theoretical Study of Electrode Effects in HfO<sub>2</sub> Based RRAM .....</b>	658
<i>C. Cagli, J. Buckley, V. Jousseaume, T. Cabout, A. Salaun, H. Grampeix, J. F. Nodin, H. Feldis, A. Persico, J. Cluzel, P. Lorenzi, L. Massari, R. Rao, F. Irrera, F. Aussenauc, C. Carabasse, M. Coue, P. Calka, E. Martinez, L. Perniola, P. Blaise, Z. Fang, Y. Yu, G. Ghibaudo, D. Deleruyelle, M. Bocquet, C. Muller, A. Padovani, O. Pirrotta, L. Vandelli, L. Larcher, G. Reimbold, B. Salvo</i>	

## **SESSION 29: DISPLAYS, SENSORS, AND MEMS – MEMS AND ENERGY HARVESTERS**

<b>29.1</b>	<b>Tri-Axial MEMS Gyroscopes and Six Degree-Of-Freedom Motion Sensors (Invited)</b>	662
	<i>B. Vigna</i>	
<b>29.2</b>	<b>Inkjet-Printed Micro-Electro-Mechanical Switches</b>	665
	<i>E. S. Park, Y. Chen, T.-J. K. Liu, V. Subramanian</i>	
<b>29.3</b>	<b>VLSI Silicon Multi-Gas Analyzer Coupling Gas Chromatography and NEMS Detectors</b>	669
	<i>J. Arcamone, A. Niel, V. Gouttenoire, M. Petitjean, N. David, R. Barattin, M. Matheron, F. Ricoul, T. Bordy, H. Blanc, J. Ruellan, D. Mercier, N. Pereira-Rodrigues, G. Costa, V. Agache, S. Hentz, J. C. Gabriel, F. Baleras, C. Marcoux, T. Ernst, L. Duraffourg, E. Colinet, E. Myers, M. Roukes, P. Andreucci, E. Ollier, P. Puget</i>	
<b>29.4</b>	<b>Micro-Hydraulic Structure for High Performance Bio-Mimetic Air Flow Sensor Arrays</b>	673
	<i>M. M. Sadeghi, R. L. Peterson, K. Najafi</i>	
<b>29.5</b>	<b>Shock Induced Energy Harvesting with a MEMS Harvester for Automotive Applications</b>	677
	<i>R. Elfrink, S. Matova, C. De Nooijer, M. Jambunathan, M. Goedbloed, J. Van De Molengraft, V. Pop, R. J. M. Vullers, M. Renaud, R. Van Schaik</i>	
<b>29.6</b>	<b>A MEMS-Based Wideband Piezoelectric Energy Harvester System Using Mechanical Stoppers</b>	681
	<i>H. Liu, C. Lee, T. Kobayashi, C. J. Tay, C. Quan</i>	

## **SESSION 30: NANO DEVICE TECHNOLOGY – ATOMIC SWITCH, QUANTUM TRANSPORT AND ALTERNATIVE NANODEVICE APPLICATIONS**

<b>30.1</b>	<b>The Present Status and the Future of the Atomic Switch (Invited)</b>	685
	<i>M. Aono, T. Hasegawa</i>	
<b>30.2</b>	<b>Highly Reliable, Complementary Atom Switch (CAS) with Low Programming Voltage Embedded in Cu BEOL for Nonvolatile Programmable Logic</b>	689
	<i>M. Tada, T. Sakamoto, M. Miyamura, N. Banno, K. Okamoto, N. Iguchi, T. Nohisa, H. Hada</i>	
<b>30.3</b>	<b>Energy Efficient Programming of Nanoelectronic Synaptic Devices for Large-Scale Implementation of Associative and Temporal Sequence Learning</b>	693
	<i>D. Kuzum, R. G. D. Jeyasingh, H.-S. P. Wong</i>	
<b>30.4</b>	<b>Quantum Transport in Deterministically Implanted Single-Donors in Si FETs</b>	697
	<i>T. Shinada, M. Hori, F. Guagliardo, G. Ferrari, A. Komatsubara, K. Kumagai, T. Tanii, T. Endo, Y. Ono, E. Prati</i>	
<b>30.5</b>	<b>Integration of Nanoelectromechanical (NEM) Relays with Silicon CMOS with Functional CMOS-NEM Circuit</b>	701
	<i>S. Chong, B. Lee, K. B. Parizi, J. Provine, S. Mitra, R. T. Howe, H.-S. P. Wong</i>	
<b>30.6</b>	<b>Experimental Demonstration and Analysis of DNA Passage in Nanopore-Based Nanofluidic Transistors</b>	705
	<i>K.-H. Paik, Y. Liu, V. Tabard-Cossa, D. E. Huber, J. Provine, R. T. Howe, R. W. Davis, R. W. Dutton</i>	

## **SESSION 31: MEMORY TECHNOLOGY – RRAM**

<b>31.1</b>	<b>Complementary Switching in Metal Oxides: Toward Diode-Less Crossbar RRAMs</b>	709
	<i>F. Nardi, S. Balatti, S. Larentis, D. Ielmini</i>	
<b>31.2</b>	<b>Self-Rectifying and Forming-Free Unipolar HfO<sub>x</sub> Based-High Performance RRAM Built by Fab-Available Materials</b>	713
	<i>X. A. Tran, B. Gao, J. F. Kang, X. Wu, L. Wu, Z. Fang, Z. R. Wang, K. L. Pey, Y. C. Yeo, A. Y. Du, M. Liu, B. Y. Nguyen, M. F. Li, H. Y. Yu</i>	
<b>31.3</b>	<b>Challenges and Opportunities for HfO<sub>x</sub> Based Resistive Random Access Memory (Invited)</b>	717
	<i>Y. S. Chen, H. Y. Lee, P. S. Chen, C. H. Tsai, P. Y. Gu, T. Y. Wu, K. H. Tsai, S. S. Sheu, W. P. Lin, C. H. Lin, P. F. Chiu, W. S. Chen, F. T. Chen, C. Lien, M.-J. Tsai</i>	
<b>31.4</b>	<b>Demonstration of High-Density ReRAM Ensuring 10-Year Retention at 85° C Based on a Newly Developed Reliability Model</b>	721
	<i>Z. Wei, T. Takagi, Y. Kanzawa, Y. Katoh, T. Ninomiya, K. Kawai, S. Muraoka, S. Mitami, K. Katayama, S. Fujii, R. Miyanaga, Y. Kawashima, T. Mikawa, K. Shimakawa, K. Aono</i>	
<b>31.5</b>	<b>A Multi-Level 40nm WO<sub>x</sub> Resistive Memory with Excellent Reliability</b>	725
	<i>W.-C. Chien, M.-H. Lee, F.-M. Lee, Y.-Y. Lin, H.-L. Lung, K.-Y. Hsieh, C.-Y. Lu</i>	
<b>31.6</b>	<b>10x10nm<sup>2</sup> Hf/HfO<sub>x</sub> Crossbar Resistive RAM with Excellent Performance, Reliability and Low-Energy Operation</b>	729
	<i>B. Govoreanu, G. S. Kar, Y.-Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl, M. Jurczak</i>	

<b>31.7 One Selector-One Resistor (1S1R) Crossbar Array for High-Density Flexible Memory Applications.....</b>	733
<i>J.-J. Huang, Y.-M. Tseng, W.-C. Luo, C.-W. Hsu, T.-H. Hou</i>	
<b>31.8 Realization of Vertical Resistive Memory (VRRAM) using Cost Effective 3D Process.....</b>	737
<i>I. G. Baek, C. J. Park, H. Ju, D. J. Seong, H. S. Ahn, J. H. Kim, M. K. Yang, S. H. Song, E. M. Kim, S. O. Park, C. H. Park, C. W. Song, G. T. Jeong, S. Choi, H. K. Kang, C. Chung</i>	

## **SESSION 32: CIRCUIT AND DEVICE INTERACTION – ADVANCED SRAMS**

<b>32.1 Dynamic Behavior of SRAM Data Retention and a Novel Transient Voltage Collapse Technique for 0.6V 32nm LP SRAM.....</b>	741
<i>Y. Wang, E. Karl, M. Meterelliyo, F. Hamzaoglu, Y.-G. Ng, S. Ghosh, L. Wei, U. Bhattacharya, K. Zhang</i>	
<b>32.2 Evaluation Methodology for Random Telegraph Noise Effects in SRAM Arrays.....</b>	745
<i>M. Yamaoka, H. Miki, A. Bansal, S. Wu, D. J. Frank, E. Leobandung, K. Torii</i>	
<b>32.3 Advanced Channel Engineering Achieving Aggressive Reduction of VT Variation for Ultra-Low-Power Applications.....</b>	749
<i>K. Fujita, Y. Torii, M. Hori, J. Oh, L. Shifren, P. Ranade, M. Nakagawa, K. Okabe, T. Miyake, K. Ohkoshi, M. Kuramae, T. Mori, T. Tsuruta, S. Thompson, T. Ema</i>	
<b>32.4 Comprehensive Analysis of UTB GeOI Logic Circuits and 6T SRAM Cells Considering Variability and Temperature Sensitivity .....</b>	753
<i>V. P.-H. Hu, M.-L. Fan, P. Su, C.-T. Chuang</i>	
<b>32.5 Exploration of Device-Circuit Interactions in FinFET-Based Memories for Sub-15nm Technologies Using a Mixed Mode Quantum Simulation Framework: Atoms to Systems .....</b>	757
<i>S. K. Gupta, S. H. Choday, K. Roy</i>	
<b>32.6 Correlative Analysis between Characteristics of 30-nm LG FinFETs and SRAM Performance.....</b>	761
<i>K. Endo, S.-I. O'uchi, Y. Ishikawa, Y. Liu, T. Matsukawa, K. Sakamoto, J. Tsukada, H. Yamauchi, M. Masahara</i>	

## **SESSION 33: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – NOVEL III-V FET**

<b>33.1 Electrostatics Improvement in 3-D Tri-Gate over Ultra-Thin Body Planar InGaAs Quantum Well Field Effect Transistors with High-k Gate Dielectric and Scaled Gate-to-Drain/Gate-to-Source Separation .....</b>	765
<i>M. Radosavljevic, G. Dewey, D. Basu, J. Boardman, B. Chu-Kung, J. M. Fastenau, S. Kabehie, J. Kavalieros, V. Le, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, H. W. Then, R. Chau</i>	
<b>33.2 First Experimental Demonstration of Gate-All-Around III-V MOSFETs by Top-Down Approach .....</b>	769
<i>J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, P. D. Ye</i>	
<b>33.3 Vertical In<sub>0.7</sub>Ga<sub>0.3</sub>As Nanowire Surrounding-Gate Transistors with High-k Gate Dielectric on Si Substrate.....</b>	773
<i>K. Tomioka, M. Yoshimura, T. Fukui</i>	
<b>33.4 Schottky Source/Drain Al<sub>2</sub>O<sub>3</sub>/InAlN/GaN MIS-HEMT with Steep Sub-Threshold Swing and High ON/OFF Current Ratio.....</b>	777
<i>Q. Zhou, S. Huang, H. Chen, C. Zhou, Z. Feng, S. Cai, K. J. Chen</i>	
<b>33.5 Demonstration of MOSFET-Like On-Current Performance in Arsenide/Antimonide Tunnel FETs with Staggered Hetero-Junctions for 300mV Logic Applications .....</b>	781
<i>D. K. Mohata, R. Bijesh, S. Mujumdar, C. Eaton, R. Engel-Herbert, T. Mayer, V. Narayanan, J. M. Fastenau, D. Loubychev, A. K. Liu, S. Datta</i>	
<b>33.6 Fabrication, Characterization, and Physics of III-V Heterojunction Tunneling Field Effect Transistors (H-TFET) for Steep Sub-Threshold Swing .....</b>	785
<i>G. Dewey, B. Chu-Kung, J. Boardman, J. M. Fastenau, J. Kavalieros, R. Kotlyar, W. K. Liu, D. Lubyshev, M. Metz, N. Mukherjee, P. Oakey, R. Pillarisetty, M. Radosavljevic, H. W. Then, R. Chau</i>	

## **SESSION 34: MODELING AND SIMULATION – SIMULATION METHODOLOGIES FOR ADVANCED DEVICES**

<b>34.1 On the Feasibility of Spherical Harmonics Expansions of the Boltzmann Transport Equation for Three-Dimensional Device Geometries.....</b>	789
<i>K. Rupp, T. Grasser, A. Jüngel</i>	

<b>34.2 Large-Signal mm-Wave InAlN/GaN HEMT Power Amplifier Characterization through Self-Consistent Harmonic Balance / Cellular Monte Carlo Device Simulation.....</b>	793
<i>D. Guerra, F. Marino, D. K. Ferry, S. M. Goodnick, M. Saraniti, R. Soligo</i>	
<b>34.3 Analysis of Dopant Diffusion and Defects in SiGe Channel Quantum Well for Laser Annealed Device Using an Atomistic Kinetic Monte Carlo Approach .....</b>	797
<i>T. Noda, L. Witters, J. Mitard, E. Rosseel, G. Hellings, C. Vrancken, H. Bender, T. Y. Hoffmann, N. Horiguchi, W. Vandervorst</i>	
<b>34.4 Modeling of NMOS Performance Gains from Edge Dislocation Stress .....</b>	801
<i>C. E. Weber, S. M. Cea, H. Deshpande, O. Golonzka, M. Y. Liu</i>	
<b>34.5 Impact of Back End Stress on SiGe Bipolar Transistors.....</b>	805
<i>H. Rücker, B. Heinemann, R. Barth, M. Lisker</i>	
<b>34.6 Thermal-Aware Device Design of Nanoscale Bulk/SOI FinFETs: Suppression of Operation Temperature and Its Variability .....</b>	809
<i>T. Takahashi, N. Beppu, K. Chen, S. Oda, K. Uchida</i>	
<b>34.7 Hardware-Assisted 3D TCAD for Predictive Capacitance Extraction in 32nm SOI SRAMs .....</b>	813
<i>A. N. Bhoj, R. V. Joshi, S. Polonsky, R. Kanj, S. Saroop, Y. Tan, N. K. Jha</i>	
<b>34.8 Compact Capacitance and Capacitive Coupling-Noise Modeling of Through-Oxide Vias in FDSOI Based Ultra-High Density 3-D ICs .....</b>	817
<i>C. Xu, K. Banerjee</i>	

## **SESSION 35: PROCESS TECHNOLOGY – HIGH MOBILITY CHANNEL AND JUNCTION TECHNOLOGY**

<b>35.1 MOVPE III-V Material Growth on Silicon Substrates and Its Comparison to MBE for Future High Performance and Low Power Logic Applications (Invited).....</b>	821
<i>N. Mukherjee, J. Boardman, B. Chu-Kung, G. Dewey, A. Eisenbach, J. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, M. Radosavljevic, T. Stewart, H. W. Then, P. Tolchinsky, R. Chau</i>	
<b>35.2 Nearly Defect-Free Ge Gate-All-Around FETs on Si Substrates.....</b>	825
<i>S.-H. Hsu, C.-L. Chu, W.-H. Tu, Y.-C. Fu, P.-J. Sung, H.-C. Chang, Y.-T. Chen, L.-Y. Cho, W. Hsu, G.-L. Luo, C. W. Liu, C. Hu, F.-L. Yang</i>	
<b>35.3 High Performance Si<sub>.45</sub>Ge<sub>.55</sub> Implant Free Quantum Well FET Featuring Low Temperature Process, eSiGe Stressor and Transversal Strain Relaxation .....</b>	829
<i>S. Yamaguchi, L. Witters, J. Mitard, G. Eneman, G. Hellings, M. Fukuda, A. Hikavyy, R. Loo, A. Veloso, Y. Crabbe, E. Rohr, P. Favia, H. Bender, S. Takeoka, G. Vellianitis, W.-E. Wang, L. Å. Ragnarsson, K. De Meyer, A. Steegen, N. Horiguchi</i>	
<b>35.4 A New Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> (GST) Liner Stressor Featuring Stress Enhancement Due to Amorphous-Crystalline Phase Change for Sub-20 nm p-Channel FinFETs .....</b>	833
<i>Y. Ding, R. Cheng, S.-M. Koh, B. Liu, A. Gyanathan, Q. Zhou, Y. Tong, P. S.-Y. Lim, G. Han, Y.-C. Yeo</i>	
<b>35.5 300mm FinFET Results Utilizing Conformal, Damage Free, Ultra Shallow Junctions (X<sub>j</sub>~5nm) Formed with Molecular Monolayer Doping Technique .....</b>	837
<i>K.-W. Ang, J. Barnett, W.-Y. Loh, J. Huang, B.-G. Min, P. Y. Hung, I. Ok, J. H. Yum, G. Bersuker, M. Rodgers, V. Kaushik, S. Gausepohl, C. Hobbs, P. D. Kirsch, R. Jammy</i>	
<b>35.6 High Performance n-MOS finFET by Damage-Free, Conformal Extension Doping.....</b>	841
<i>G. Zschätzsch, Y. Sasaki, S. Hayashi, M. Togo, T. Chiarella, A. K. Kambham, J. Mody, B. Douhard, N. Horiguchi, B. Mizuno, M. Ogura, W. Vandervorst</i>	
<b>35.7 Novel Technique to Engineer Aluminum Profile at Nickel-Silicide/Silicon: Carbon Interface for Contact Resistance Reduction, and Integration in Strained N-MOSFETs with Silicon-Carbon Stressors .....</b>	845
<i>S.-M. Koh, Q. Zhou, T. Thanigaivelan, T. Henry, G. S. Samudra, Y.-C. Yeo</i>	

## **SESSION 36: DISPLAYS, SENSORS, AND MEMS – BIOSENSING AND SOLAR CONVERSION**

<b>36.1 Automated Single Molecule Selection (Invited).....</b>	849
<i>B. R. Cipriany, H. G. Craighead</i>	
<b>36.2 CMOS-Based Biosensors with an Independent Double-Gate FinFET .....</b>	852
<i>J.-H. Ahn, J.-Y. Kim, C. Jung, D.-I. Moon, S.-J. Choi, C.-H. Kim, K.-B. Lee, H. G. Park, Y.-K. Choi</i>	
<b>36.3 High Efficiency Radial-Junction Si Nanohole Solar Cells Formed by Self-Assembling High Aspect Ratio Plasma Etching .....</b>	856
<i>H.-M. Li, D.-Y. Lee, Y.-D. Lim, C. Yang, G. Zhang, H. Kim, S. Cha, J. M. Kim, W. J. Yoo</i>	

<b>36.4 Si/Si<sub>1-x</sub>Ge<sub>x</sub> Nanopillar Superlattice Solar Cell: A Novel Nanostructured Solar Cell for Overcoming the Shockley-Queisser Limit .....</b>	860
<i>K. Watanabe, R. Tsuchiya, K. Oda, J. Yamamoto, T. Hattori, M. Matsumura, M. Kudo, K. Torii</i>	
<b>36.5 Bifacial CIGS (11% Efficiency)/Si Solar Cells by Cd-Free and Sodium-Free Green Process Integrated with CIGS TFTs.....</b>	864
<i>Y.-J. Hsiao, T.-J. Hsueh, J.-M. Sheih, Y.-M. Yeh, C.-C. Wang, B.-T. Dai, W.-W. Hsu, J.-Y. Lin, C.-H. Shen, C. W. Liu, C. Hu, F.-L. Yang</i>	
<b>36.6 Novel Heterojunction Solar Cells with Conversion Efficiencies Approaching 21% on p-Type Crystalline Silicon Substrates .....</b>	868
<i>B. Hekmatshoar, D. Shahrijerdi, D. K. Sadana</i>	