

2011 International Symposium on Electronic System Design

(ISED 2011)

**Kochi, Kerala, India
19 – 21 December 2011**



**IEEE Catalog Number: CFP1175L-PRT
ISBN: 978-1-4577-1880-9**

2011 International Symposium on Electronic System Design

ISED 2011

Table of Contents

Message from General Chairs.....	.xi
Message from Technical Program Chairs.....	.xii
Organizing Committee.....	.xiii
Technical Program Committee.....	.xiv
Steering Committee.....	.xvii
Additional Reviewers.....	.xviii
Invited Plenary Talks.....	.xix

Analog/Mixed-Signal System Design (AMS)

Concurrent Dual Band Transmitter for 2.4/5.2GHz Wireless LAN Applications	1
<i>Zubair Akhter and Nagendra P. Pathak</i>	
Bee Colony Inspired Metamodeling Based Fast Optimization of a Nano-CMOS PLL.....	6
<i>Oleg Garitselov, Saraju P. Mohanty, Elias Kougianos, and Priyadarsan Patra</i>	
Performance Study of Harmony Search Algorithm for Analog Circuit Sizing	12
<i>Shravan Kudikala, Samrat L. Sabat, and Siba K. Udgate</i>	
A Harmonically Superior Switching Modulator with Wide Baseband and Real-Time Tunability	18
<i>Hirak Patangia and Sri Nikhil Gupta Gourisetti</i>	
A Multiple-Bandwidth 10-bit SAR Analog to Digital Converter	24
<i>Mahesh Kumar Adimulam, Krishna Kumar Movva, Sreehari Veeramachaneni, N. Moorthy Muthukrishnan, and M.B. Srinivas</i>	
Nonlinear Inductance Measurement Using an Energy Storage Approach	30
<i>Manoj Kumar Meena, Rohit Khanna, and Dipankar</i>	
Highly Sensitive $\Delta R/R$ Measurement System for Nano-electro-Mechanical Cantilever Based Bio-sensors	34
<i>Sandeep Surya, Sudip Nag, Avil J. Fernandes, Sahir Gandhi, Dilip Agarwal, Gaurav Chatterjee, and V. Ramgopal Rao</i>	

Digital System Design and Validation (DSD)

PVT-tolerant 7-Transistor SRAM Optimization via Polynomial Regression	39
<i>Saraju P. Mohanty and Elias Kougianos</i>	
A Fully Pipelined Modular Multiple Precision Floating Point Multiplier with Vector Support	45
<i>Alok Baluni, Farhad Merchant, S.K. Nandy, and S. Balakrishnan</i>	
A New Look-Up Table Approach for High-Speed Finite Field Multiplication	51
<i>Bimal K. Meher and Pramod K. Meher</i>	
VLSI Implementation of Wavelet Based Robust Image Watermarking Chip	56
<i>T.C. Lad, A.D. Darji, S.N. Merchant, and A.N. Chandorkar</i>	
Design of Low Power, High Performance FIR Filter Using Modified Differential Evolution Algorithm	62
<i>K.S. Reddy, M.S. Bharath, S.K. Sahoo, S. Sinha, and J.P. Reddy</i>	
Vedic Divider: Novel Architecture (ASIC) for High Speed VLSI Applications	67
<i>Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, and Anup Dandapat</i>	
An Efficient Method for Using Transaction Level Assertions in a Class Based Verification Environment	72
<i>Naveen Sudhish, Raghavendra BR, and Harish Yagain</i>	
Low Complexity Flexible Hardware Efficient Decimation Selector	77
<i>V. Rakesh, K.G. Smitha, and A.P. Vinod</i>	
Process Variation Tolerant SRAM Cell Design	82
<i>Suresh Kumar Varanasi and Satyam Mandavilli</i>	
Exploring Integrated Circuit Verification Methodology for Verification and Validation of PLC Systems	88
<i>Manish M. Patil, Shaila Subbaraman, and Shirish Joshi</i>	
A Method to Reuse RTL Verification Tests to Validate Cycle Accurate Model	94
<i>Manish Baphna, Anchal Jain, and Ashish Mathur</i>	
A Reconfigurable INC/DEC/2's Complement/Priority Encoder Circuit with Improved Decision Block	100
<i>V. Chetan Kumar, P. Sai Phaneendra, Syed Ershad Ahmed, V. Sreehari, N. Moorthy Muthukrishnan, and M.B. Srinivas</i>	
Towards Quick Solutions for Generalized Placement Problem	106
<i>S. Srinivasan, V. Kamakoti, and A. Bhattacharya</i>	
Single-Event Transient Analysis in High Speed Circuits	112
<i>Mohammad Hosseinabady, Pejman Lotfi-Kamran, Jimson Mathew, Saraju Mohanty, and Dhiraj Pradhan</i>	

A Novel Low Power Noise Tolerant High Performance Dynamic Feed through Logic Design Technique	118
<i>Manisha Pattanaik, Shashank Parashar, Chaudhry Indra Kumar, Akanksha Chouhan, and Vikas Mahor</i>	
A Novel 14-Transistors Low-Power High-Speed PPM Adder	124
<i>Ramracksha Tripathi, Shivshankar Mishra, and S.G. Prakash</i>	
Delay Testable Enhanced Scan Flip-Flop: DFT for High Fault Coverage	129
<i>Ashok Kumar Suhag and Vivek Shrivastava</i>	

Embedded System Design (ESD)

An Authenticated Encryption Based Security Framework for NoC Architectures	134
<i>K. Sajeesh and Hemangee K. Kapoor</i>	
Performance-Power Design Space Exploration in a Hybrid Computing Platform Suitable for Mobile Applications	140
<i>Ramkumar Jayaraman, Handi Kartadihardja, and Douglas L. Maskell</i>	
Runtime Congestion and Crosstalk Aware Router for FPGA Using Jbits3.0 for Partial Reconfigurable Application	146
<i>Nachiketa Das, Pranab Roy, and Hafizur Rahaman</i>	
An Improved BitMask Based Code Compression Algorithm for Embedded Systems	152
<i>Wei Jih Wang and Chang Hong Lin</i>	
Addressing the Interoperability Issues While Using JPEG-XR	158
<i>Harish Yagain and Srinivas Donapati</i>	
Automatic Construction of Runtime Monitors for FPGA Based Designs	164
<i>Pratibha Sawhney, G. Ganesh, and A.K. Bhattacharjee</i>	
System on Chip Implementation of Adaptive Moving Average Based Multiple-Model Kalman Filter for Denoising Fiber Optic Gyroscope Signal	170
<i>K.P. Karthik, P. Rangababu, Samrat L. Sabat, and J. Nayak</i>	

Emerging Technology and System Design (ETD)

A Best Path Selection Based Parallel Router for DMFBs	176
<i>Pranab Roy, Hafizur Rahaman, Rupam Bhattacharya, and Parthasarathi Dasgupta</i>	
Crosstalk and Gate Oxide Reliability Analysis in Graphene Nanoribbon Interconnects	182
<i>Debaprasad Das and Hafizur Rahaman</i>	
Optimization of Test Wrapper for TSV Based 3D SOCs	188
<i>Surajit Kumar Roy, Chandan Giri, Sourav Ghosh, and Hafizur Rahaman</i>	

Statistical Blockade Method for Fast Robustness Estimation and Compensation of Nano-CMOS Arithmetic Circuits	194
<i>Luo Sun, Jimson Mathew, Dhiraj K. Pradhan, and Saraju P. Mohanty</i>	
Derivation of Automatic Test Set for Detection of Missing Gate Faults in Reversible Circuits	200
<i>Dipak K. Kole, Hafizur Rahaman, Debesh K. Das, and Bhargab B. Bhattacharya</i>	
Antenna Considerations for Retail Beamed Power Delivery in India	206
<i>Narayanan Komerath, Aravinda Kar, and Rajkumar Pant</i>	
A New BSQDD Approach for Synthesis of Quantum Circuit	212
<i>Amrita Som and Amlan Chakrabarti</i>	
Threshold Read Method for Multi-bit Memristive Crossbar Memory	217
<i>Yalcin Yilmaz and Pinaki Mazumder</i>	
Ant Colony Optimization Based Droplet Routing Technique in Digital Microfluidic Biochip	223
<i>Indrajit Pan, Parthasarathi Dasgupta, Hafizur Rahaman, and Tuhina Samanta</i>	
Optimizing Test Architecture for TSV Based 3D Stacked ICs Using Hard SOCs	230
<i>Surajit Kumar Roy, Chandan Giri, Arnab Chakraborty, Subhro Mukherjee, Debesh K. Das, and Hafizur Rahaman</i>	
Synthesis of Reversible Universal Logic around QCA with Online Testability	236
<i>Bibhash Sen, Divyam Saran, Mousumi Saha, and Biplab K. Sikdar</i>	
Application of Lighter-Than-Air Platforms for Power Beaming, Generation and Communications	242
<i>Rajkumar Pant, Narayanan Komerath, and Aravinda Kar</i>	
 Power Aware System Design (PSD)	
Energy Efficient Memory Authentication Mechanism in Embedded Systems	248
<i>Satyajeet Nimgaonkar and Mahadevan Gomathisankaran</i>	
Low Active Power High Speed Cache Design	254
<i>Aminul Islam, Mohd. Ajmal Kafeel, Ale Imran, and Mohd. Hasan</i>	
Design and Implementation of Low Power Smart PV Energy System for Portable Applications Using Synchronous Buck Converter	260
<i>B. Chitti Babu, Sriharsha, Ashwin Kumar, Nikhil Saroagi, and S.R. Samantaray</i>	
Adiabatic 5T SRAM	267
<i>Mamatha Samson and Satyam Mandavalli</i>	
POWER-SIM: An SOC Simulator for Estimating Power Profiles of Mobile Workloads	273
<i>Priyankar Ghosh, Aritra Hazra, Niraj Bhilegaonkar, Pallab Dasgupta, Chittaranjan Mandal, and Krishna Paul</i>	

Versatile Battery Chargers for New Age Batteries279
Himesh Joshi and Maryam Shojaei Baghini

Performance Analysis of Ultra Low-Power Mixed CNT Interconnects
for Scaled Technology285
S.D. Pable, Mohd. Hasan, and Mohd Ajmal Kafeel

Software System and Application Design (SSD)

DCSFPSS Assisted Morphological Approach for Grey Twill Fabric Defect
Detection and Defect Area Measurement for Fabric Grading290
V. Jayashree and S. Subbaraman

MAC Protocol for Two Level QoS Support in Cognitive Radio Network296
Vishram Mishra, Lau Chiew Tong, Syin Chan, and Jimson Mathew

A Novel Variable Mask Median Filter for Removal of Random Valued Impulses
in Digital Images (VMM)302
J.K. Mandal and Somnath Mukhopadhyay

Instruction Scheduling on Variable Latency Functional Units of VLIW
Processors307
Nayan V. Mujadiya

A Message Embedded Authentication of Songs to Verify Intellectual Property
Right (MEAS)313
Uttam Kr. Mondal and J.K. Mandal

Low-Cost Software-Implemented Error Detection Technique318
Mohammad Maghsoudloo, Hamid R. Zarandi, and Navid Khoshavi

Image Authentication Using Hough Transform Generated Self Signature
in DCT Based Frequency Domain (IAHTSSDCT)324
Madhumita Sengupta and J.K. Mandal

A Novel Technique for Secret Communication through Optimal Shares Using
Visual Cryptography (SCOSVC)329
J.K. Mandal and Subhankar Ghatak

A Low-Complexity Speaker-and-Word Recognition Application
for Resource-Constrained Devices335
George Rosario Dhinesh, George Rosario Jagadeesh, and Thambipillai Srikanthan

A Novel Fuzzy-GIS Model Based on Delaunay Triangulation to Forecast
Facility Locations (FGISFFL)341
Parthajit Roy and J.K. Mandal

A Data-Hiding Scheme for Digital Image Using Pixel Value Differencing
(DHPVD)347
J.K. Mandal and A. Khamrui

High Capacity Reversible Data Hiding Using IWT	352
<i>Toshanlal Meenpal and Anup K. Bhattacharjee</i>	
Author Index	358