(ISOCC 2011)

Jeju, South Korea 17 – 18 November 2011



**IEEE Catalog Number: CFP1169E-PRT ISBN:** 

978-1-4577-0709-4

with amplitude and phase imbalance less than 0.1dB and 0.34 degrees respectively over the 55-66GHz frequency band.

| S1-1 | A 60GHz Defected Ground Power Divider using SiGe BiCMOS Technology               |
|------|--|
|      | Kaixue Ma, Shouxian Mou, Yang Lu, Lim Kok Meng and Kiat Seng Yeo                 |
|      | Nanyang Technological University, Singapore 1                                    |
| S1-2 | Design Consideration for 60 GHz SiGe Power Amplifier with ESD protection         |
|      | Keping Wang, Kaixue Ma and Kiat Seng Yeo   |
|      | Nanyang Technological University, Singapore                                      |
| S1-3 | A DC to 14GHz Fully Differential Amplifier for Wideband low power applications   |
|      | Thangarasu Bharatha Kumar, Kaixue Ma, Kiat Seng Yeo, Shouxian Mou and Mahalingan |
|      | Nagarajan  |
|      | Nanyang Technological University, Singapore 9                                    |
| S1-4 | SiGe BiCMOS Power Amplifiers for 60GHz ISM Band Applications                     |
|      | Renjing Pan, Jiangmin Gu, Kiat Seng Yeo, Wei Meng Lim and Kaixue Ma              |
|      | Nanyang Technological University, Singapore ———————————————————————————————————— |
| S1-5 | Wide Center-tape Balun for 60 GHz Silicon RF ICs                                 |
|      | Fanyi Meng, Kiat Seng Yeo, Shanshan Xu, Kaixue Ma and Chee Chong Lim             |
|      | Nanyang Technological University, Singapore 17                                   |
|      |  |
| Se   | High-Speed and Power-Aware Circuit Techniques for Future Integrated              |
| 30   | Systems  |
|      | 13:30-15:00 / Room A   |

Chair Tetsuya Iizuka (University of Tokyo, Japan)

#### **Abstract**

Special Session

High-speed communication techniques continue to demand advances in CMOS technologies for both wireless and wireline applications. At the same time, the power challenge is another concern especially for the mobile and medical applications and the energy-efficient systems must be optimized to maintain low-energy and high-throughput operations simultaneously. This special session presents several state-of-the-art circuit components and systems for high-speed communications and robust

power-aware circuits. The first paper presents a 60-GHz direct-conversion transceiver which realizes IEEE802.15.3c compliant full-rate wireless communication, and the second paper proposes a low-phase-noise ring-VCO-based frequency multiplier with a new sub-harmonic direct injection locking technique. Then, a 16Gbps laser-diode driver based on a bandwidth enhancement technique with mutually-coupled inductor is presented in the third paper. The fourth paper introduces the ultra-low power reference circuit design techniques to realize energy-efficient robust low-voltage sub-threshold digital circuit, and the last paper proposes a novel charge pump circuit that can generate higher output voltage than the breakdown voltage to enable an integration of the MEMS and CMOS technologies.

| S2-1 | A 60GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver<br>Kenichi Okada<br>Tokyo Institute of Technology, Japan ———————————————————————————————————   |
|------|---|
|      | Tokyo histitute of Technology, Japan  |
| S2-2 | Ultra-Low Power and Low Voltage Circuit Design for Next-Generation Power-Aware LSI Applications   |
|      | Tetsuya Hirose  |
|      | Kobe University, Japan ———————————————————————————————————  |
| S2-3 | A 21V Output Charge Pump Circuit with Appropriate Well-Bias Supply Technique in 0.18 μm Si CMOS   |
|      | Atsushi Shirane, Hiroyuki Ito, Noboru Ishihara and Kazuya Masu<br>Tokyo Institute of Technology, Japan  |
| S2-4 | A Ring-VCO-Based Injection-Locked Frequency Multiplier Using a New Pulse Generation Technique in 65 nm CMOS  Norifumi Kanemaru, Sho Ikeda, Tatsuya Kamimura, Sang-yeop Lee, Satoru Tanoi, Hiroyuki Ito, Noboru Ishihara and Kazuya Masu |
|      | Tokyo Institute of Technology, Japan  |
| S2-5 | Bandwidth Enhancement for High Speed Amplifier Utilizing Mutually Coupled On-Chip Inductors   |
|      | Akira Tsuchiya <sup>(1)</sup> , Takeshi Kuboki <sup>(1)</sup> , Yusuke Ohtomo <sup>(2)</sup> , Keiji Kishine <sup>(3)</sup> , Shigekazu Miyawaki <sup>(1)</sup> , Makoto Nakamura <sup>(2)</sup> and Hidetoshi Onodera <sup>(1)</sup>   |
|      | (1)Kyoto University, Japan  |
|      | (2)NTT Corporation, Japan   |
|      | (3) University of Shiga Prefecture, Japan   |
|      | Oniversity of Singa Prefecture, Japan   |

## Implementation of Low-Density Parity-Check Code

13:30-15:00 / Room B

**Special Session** 

Chair Jin Sha (Nanjing University, China)

#### **Abstract**

In digital communication and information theory, forward error correction (FEC) is a system of error control for data transmission, whereby the sender adds systematically generated redundant data to its messages, also known as an error-correcting code (ECC). Recently, there has been a great research activity in the field of FEC achitectures. Some near-optimal (near-Shannon limit) error correction codes, such as Low-Density Parity-Check (LDPC) codes, have become one of the most attractive topics of interest in both academia and industry. The study on efficient Very Large Scale Integration (VLSI) design for LDPC decoding is a hot research filed and is essential for practical applications. The Special Invited Session on ISOCC aims to present latest's advances in LDPC architectures.

| S3-1 | A Selective-input Non-binary LDPC Decoder Architecture   |
|------|--|
|      | Yeong-Luh Ueng, Chung-Jay Yang, Shu-Wei Chen and Wei-Xuan Wu   |
|      | National Tsing Hua University, Taiwan ——————————————40   |
| S3-2 | Memory Efficient Decoder Design of Nonbinary LDPC Codes Kai He <sup>(1)</sup> , Jin Sha <sup>(1)</sup> and Zhongfeng Wang <sup>(2)</sup> (1) Nanjing University, China (2) Page 1 Company LISA |
|      | <sup>(2)</sup> Broadcom Corporation, USA   |
| S3-3 | Flexible and Efficient FEC Decoders Supporting Multiple Transmission Standards Yun Chen, Changsheng Zhou, Yuebin Huang, Shuangqu Huang and Xiaoyang Zeng Fudan University, China 48            |
| S3-4 | A Common Flexible Architecture for Turbo/LDPC Codes  |
|      | Yuebin Huang, Chen Chen, Changsheng Zhou, Yun Chen and Xiaoyang Zeng<br>Fudan University, China  |
| S3-5 | Efficient Reed-Solomon Based LDPC Decoders   |
|      | Chuan Zhang <sup>(1)</sup> , Sang-Min Kim <sup>(1)</sup> and Jin Sha <sup>(2)</sup>  |
|      | (1)University of Minnesota, USA  |
|      | (2) Nanjing University, China  |

## **Session 4**

## **Data converter**

13:30-15:00 / Room C

| Chair   | Kwang Hyun Baek (Chung-Ang Unviersity, Korea)   |
|---------|---|
| Co-Chai | r Tae Wook Kim (Yonsei University, Korea)   |
| S4-1    | A Range-Scaled 13b 100MS/s 0.13 µm CMOS SHA-Free ADC Based on a Single Reference Dong-Hyun Hwang, Jung-Eun Song, Sang-Pil Nam, Hyo-Jin Kim, Tai-Ji An, Kwang-Soo Kim and Seung-Hoon Lee Sogang University, Korea 62   |
| S4-2    | A 7.5mW 101dB SNR Low-Power High-Performance Audio Delta-Sigma Modulator Utilizing Opamp Sharing Technique Daisuke Kanemoto, Toru Ido and Kenji Taniguchi Osaka University, Japan 66  |
| S4-3    | Design of a 12-b Asynchronous SAR CMOS ADC  Jinwoo Kim <sup>(1)</sup> , Shin-Il Lim <sup>(1)</sup> , Kwang-Sub Yoon <sup>(2)</sup> and Sangmin Lee <sup>(2)</sup> (1) Seokyeong University, Korea  (2) Inha University, Korea  70   |
| S4-4    | A $\Delta\Sigma$ ADC Using 4-bit SAR Type Quantizer for Audio Applications<br>Jin-Seon Kim <sup>(1)</sup> , Tae-In Kwon <sup>(1)</sup> , Gil-Cho Ahn <sup>(1)</sup> , Yi-Gyeong Kim <sup>(2)</sup> and Jong-Kee Kwon <sup>(2)</sup> (1) Sogang University, Korea (2) ETRI, Korea 73 |
| S4-5    | Hybrid Loopfilter Sigma-Delta Modulator With NTF Zero Compensation Arshad Hussain, Sai-Weng Sin, Seng-Pan U and Rui P. Martins University of Macau, China ————————————————————————————————————  |

# SoC Design Methodology

13:30-15:00 / Room D

| Chair    | Sang Bock Cho (Ulsan Unviersity, Korea)   |
|----------|---|
| Co-Chair | Tae Hwan Kim (Seoul National Unviersity, Korea)   |
| ]        | A Fine-Grained Timing Driven Synthesis of Arithmetic Circuits  Kim Joohan and Taewhan Kim  Seoul National University, Korea   |
| ;        | An Efficient GPIO Block Design Methodology Using Formalized SFR Description Sik Kim, Kwang-Hyun Cho and Byeong Min Samsung Electronics, Korea 84  |
|          | Variation-Aware Aging Analysis with Non-Gaussian Parameters Joohee Choung <sup>(1)</sup> , Sangwoo Han <sup>(1)</sup> , Byung-Su Kim <sup>(2)</sup> and Juho Kim <sup>(1)</sup> Sogang University, Korea  2 Samsung Electronics, Korea  88  |
| (        | Fast Design Space Exploration for Mixed Hardware-Software Embedded Systems Yuki Ando <sup>(1)</sup> , Seiya Shibata <sup>(1,2)</sup> , Shinya Honda <sup>(1)</sup> , Hiroyuki Tomiyama <sup>(3)</sup> and Hiroaki Takada <sup>(1)</sup> Nagoya University, Japan (2) Japan Society for the Promotion of Science, Japan (3) Ritsumeikan University, Japan 92 |
| ]        | Path Search Engine for Fast Optimal Path Search Using Efficient Hardware Architecture Inhyuk Choi, Taewoo Han, Ilwoong Kim and Sungho Kang Yonsei University, Korea   |
|          | FPGA Implementation of Unified Kernel Structure for MDCT/IMDCT in Audio Coding Schemes Hi-Seok Kim <sup>(1)</sup> , Sea-Ho Kim <sup>(1)</sup> and Ki-Soek Chung <sup>(2)</sup> (1) Cheongju University, Korea  (2) Hanyang University, Korea 100  |

#### RF Front-end Circuits for SOC and SIP

15:30-17:00 / Room A

Special Session

Chair Shawn S. H. Hsu (National Tsing Hua University, Taiwan)

#### **Abstract**

The RF front-end circuits are of extreme importance to the overall system performance of wireless communication ICs. Continuous innovation of technology makes it possible to realize a wireless communication transceiver with a small form factor, low cost, and under low power consumption. In this special session, the design techniques and considerations of several critical RF circuit blocks in typical RF transceivers are reported and discussed, including the low-noise amplifier (LNA), frequency multiplier, mixer, and voltage-controlled oscillator (VCO). These circuits are implemented in a wide variety of advanced technologies such as CMOS, III-V heterojunction bipolar transistors (HBT), and integrated passive device (IPD). With the general design goals for achieving low power operation within a compact chip area, the design concepts are suitable for both system-on-chip (SOC) and system-in-package (SIP) applications.

| S6-1 | Integrated Passive Device Based RF Circuit Design for Low-Cost System-in-Package Transceivers  Da-Chiang Chang <sup>(1)</sup> , Yuan-Chia Hsu <sup>(1)</sup> , Ta-Yeh Lin <sup>(1)</sup> , Ying-Zong Juang <sup>(1)</sup> and  Ibrahim Haroun <sup>(2)</sup> (1) National Applied Research Laboratories, Taiwan  (2) Communication Research Center, Canada |
|------|--|
| S6-2 | Isolation Performance of Sub-Harmonic Gilbert Mixers Hung-Ju Wei, Chinchun Meng and Yi-Chen Lin National Chiao Tung University, Taiwan ————————————————————————————————————  |
| S6-3 | Low-Noise Amplifiers with Robust ESD Protection for RF SOC<br>Shawn S. H. Hsu and Ming-Hsien Tsai<br>National Tsing Hua University, Taiwan 112   |
| S6-4 | Design of Millimeter-Wave CMOS Frequency Tripler Tzu-Chao Yan and Chien-Nan Kuo National Chiao-Tung University, Taiwan ————————————————————————————————————  |

| S6-5 | A Low-Power CMOS LNA using Noise Suppression and Distortion Cancellation |
|------|--|
|      | Techniques with Inductive Bandwidth Extension                            |
|      | Chin-Fu Li, Chang-Ming Lai, Ping-Chuan Chiang and Po-Chiun Huang         |
|      | National Tsing Hua University, Taiwan                                    |

#### Three-dimensional Stacking: Theories, Tools and Tapeouts

15:30-17:00 / Room B

Special Session

Chair Yiyu Shi (Missouri University of Science and Technology, USA)

Co-Chair Shih-Chieh Chang (National Tsing Hua University, Taiwan)

#### **Abstract**

Three-dimensional integrated circuits have generally considered to be the most promising technique beyond the limit of device scaling. They provide smaller footprint, higher integration density and compatibility with current CMOS technology, and they allow heterogeneous integration. Yet many design challenges need to be addressed to attain those benefits. The first talk in the session presents the early design planning and exploration for 3D ICs based on virtual 3D placement. The second and third talks present the TSV reliability in various physical design stages, and its enhancement through different techniques, The fourth talk discusses about the lower power design, an essential component to reduce thermal stress in 3D ICs. The session is concluded with a real 3D design presented by industry experts for 3D stacking study.

| S7-1 | Developing Through-Silicon Stacking Process Using 3-D CMOS Imager as a Test Vehicle  |
|------|--|
|      | Ding-Ming Kwai and Ka-Yi Yeh   |
|      | Industrial Technology Research Institute, Taiwan   |
| S7-2 | TSV Fault-tolerant Mechanisms with Application to 3D Clock Networks Chiao-Ling Lung <sup>(1,2)</sup> , Jui-Hung Chien <sup>(2)</sup> , Yiyu Shi <sup>(3)</sup> and Shih-Chieh Chang <sup>(1)</sup> National Tsing Hua University, Taiwan  (2) Industrial Technology Research Institute, Taiwan  (3) Yimmin Line (1,0) and Tailon Line (1,0). |
|      | (3) Missouri University of Science and Technology, USA   |
| S7-3 | RSCE-Aware Ultra-Low-Voltage 40-nm CMOS Circuits   |
|      | Jinn-Shyan Wang, Keng-Jui Chang, Shu-Yi Yang, Tsung-Han Hsieh and Chingwei Yeh   |
|      | Chung-Cheng University, Taiwan   |

| S7-4           | TSV Density-driven Global Placement for 3D Stacked ICs  Dae Hyun Kim <sup>(1)</sup> , Rasit Onur Topaloglu <sup>(2)</sup> and Sung Kyu Lim <sup>(1)</sup> Georgia Institute of Technology, USA  (2) GLOBALFOUNDRIES, USA  |
|----------------|---|
| S7-5           | Physical Hierarchy Exploration of 3D Processors<br>Guojie Luo   |
|                | Peking University, China 139  |
| S              | SoC Testing/Verification/Signal Integrity   |
|                | 15:30-17:00 / Room C  |
|                | Regular Session   |
| Chair<br>Co-Ch | Young Hwan Kim (Pohang University of Science and Technology, Korea)  air Byeong Min (Samsung Electronics)   |
| S8-1           | Clock Design Techniques Considering Circuit Reliability Yonghwan Kim, Minseok Kang, Kyoung-Hwan Lim, Sangdo Park, Deokjin Joo and Taewhan Kim Seoul National University, Korea  |
| S8-2           | Analysis of Jitter Accumulation in Interleaved Phase Frequency Detectors for High-Accuracy On-Chip Jitter Measurements  Masato Sakurai, Kiichi Niitsu, Naohiro Harigai, Daiki Hirabayashi, Daiki Oki,  Takahiro J. Yamaguchi and Haruo Kobayashi  Gunma University, Japan ——————————————————————————————————— |
| S8-3           | Stress-balance Flip-Flops for NBTI Tolerant Circuit based on Fine-Grain Redundancy<br>Teruki Nakasato, Toru Nakura and Kunihiro Asada<br>University of Tokyo, Japan ———————————————————————————————————   |
| S8-4           | Aspect enhanced functional coverage driven verification in the SystemC HDVL Christoph Kuznik and Wolfgang Müller University of Paderborn, Germany 154   |
| S8-5           | Beyond UVM for Practical SoC Verification Young-Nam Yun, Jae-Beom Kim, Nam-Do Kim and Byeong Min Samsung Electronics, Korea   |

# Low Power Design Techniques

15:30-17:00 / Room D

| Chair | Kyung Ki Kim (Daegu University, Korea)  |
|-------|---|
| S9-1  | Impacts of NBTI/PBTI on SRAM V <sub>MIN</sub> and Design Techniques for SRAM V <sub>MIN</sub> Improvement Tony T. Kim and Zhi Hui Kong Nanyang Technological University, Singapore ———————————————————————————————————— |
| S9-2  | Low Power Semi-static TSPC D-FFs Using Split-output Latch Tomoyuki Nakabayashi, Takahiro Sasaki, Kazuhiko Ohno and Toshio Kondo Mie University, Japan ———————————————————————————————————                               |
| S9-3  | Low-Power Non-Coherent Data and Power Recovery Circuit for Implantable Biomedical Devices Benjamin P. Wilkerson, Tae-Ho Kim and Jin-Ku Kang Inha University, Korea ————————————————————————————————————                 |
| S9-4  | Leakage Current Modeling for GPGPU Systems Jungil Ahn, Jinwook Kim and Young Hwan Kim POSTECH, Korea  |
| S9-5  | SRAM Read-Assist Scheme for High Performance Low Power Applications Ali Valaee and Asim J. Al-Khalili Concordia University, Canada  |
| S9-6  | A 48-dB Dynamic Gain Range/Stage Linear-in-dB Low Power Variable Gain Amplifier for Direct- Conversion Receivers Shang-Hsien Yang and Chua-Chin Wang National Sun Yat-Sen University, Taiwan                            |

# Friday, November 18, 2011

# Session 10 Architectural Reconfiguration and Customization for Embedded Systems

08:20-09:50 / Room A

Special Session

Chair Hiroyuki Tomiyama (Ritsumeikan University, Japan)

#### **Abstract**

Reconfigurable/customizable architectures are attracting great interesting the embedded systems industry for their high energy/performance efficiency and flexibility. This special session focuses on reconfiguration/customization of processor architectures and accelerators for embedded systems. The session starts with a brief review of research trends in this field. The second talk presents a reconfigurable processor which enables easy optimization of the performance/cost trade-off. The third talk describes a vector co-processor architecture which was customized for embedded applications. The fourth talk presents a design exploration methodology for reconfigurable address generation units of embedded processors. Finally, hardware multitasking techniques are presented for dynamically partially reconfigurable devices.

| S10-1 | Hardware Multitasking in Dynamically Partially Reconfigurable FPGA-based Embedded Systems  Krzysztof Jozwik <sup>(1)</sup> , Hiroyuki Tomiyama <sup>(2)</sup> , Masato Edahiro <sup>(1)</sup> , Shinya Honda <sup>(1)</sup> and Hiroaki Takada <sup>(1)</sup> (1) Nagoya University, Japan  (2) Ritsumeikan University, Japan   |
|-------|---|
| S10-2 | Design Consideration for Reconfigurable Processor DS-HIE Kazuya Tanigawa and Tetsuo Hironaka Hiroshima City University, Japan ———————————————————————————————————   |
| S10-3 | Automated Architecture Exploration for Low Energy Reconfigurable AGU Ittetsu Taniguchi <sup>(1)</sup> , Murali Jayapala <sup>(2)</sup> , Praveen Raghavan <sup>(2)</sup> , Francky Catthoor <sup>(2)</sup> , Keishi Sakanushi <sup>(3)</sup> , Yoshinori Takeuchi <sup>(3)</sup> and Masaharu Imai <sup>(3)</sup> (1) Ritsumeikan University, Japan (2) IMEC, Belgium |

|       | <sup>(3)</sup> Osaka University, Japan ····· 191  |
|-------|---|
| S10-4 | A Vector Coprocessor Architecture for Embedded Systems Yi Ge, Yoshimasa Takebe, Masahiko Toichi, Makoto Mouri, Makiko Ito, Yoshio Hirose and Hiromasa Takahashi Fujitsu Laboratories, Japan ———————————————————————————————————                 |
|       | Research Activities on Reconfigurable Systems in Japan Tomonori Izumi Ritsumeikan University, Japan ———————————————————————————————————   |
| Se    | SSION 11 Microprocessor and DSP Architectures   |
|       | 08:20-09:50 / Room B  |
| Chair | Hanho Lee (Inha University, Korea)  |
| S11-1 | A Vertical-MOSFET-Based Digital Core Circuit for High-Speed Low-Power Vector Matching Yitao Ma <sup>(1)</sup> , Tetsuo Endoh <sup>(1)</sup> and Tadashi Shibata <sup>(2)</sup> (1) Tohoku University, Japan  (2) University of Tokyo, Japan 203 |
| S11-2 | Rethinking Processor Instruction Fetch: Inefficiencies-Cracking Mechanism<br>Mochamad Asri, Naoki Fujieda and Kenji Kise<br>Tokyo Institute of Technology, Japan ———————————————————————————————————  |
| S11-3 | A Novel Sequential Tree Algorithm Based on the Status of the Processing Nodes to Reduce Congestion Ki-woong Eom, Won-young Chung and Yong-surk Lee Yonsei University, Korea ————————————————————————————————————                                |
| S11-4 | Division-less High-Radix Interleaved Modular Multiplication Using a Scaled Modulus Jinook Song and In-Cheol Park KAIST, Korea ————————————————————————————————————  |

| S11-5 | Design of Timing-Error-Resilient Systolic Arrays for Matrix Multiplication  Hsin-Chou Chi, Hsi-Che Tseng and Kun-Lin Tsai  |
|-------|--|
|       | National Dong Hwa University, Taiwan   |
|       |  |
| Se    | ssion 12 RF Techniques   |
|       | 08:20-09:50 / Room C   |
|       | Regular Session  |
| Chair | Yun Seong Eo (Kwangwoon University)  |
| S12-1 | A 10.3Gbps TransImpedance Amplifier with Mutually Coupled Inductors in 0.18-μm CMOS  |
|       | Shigekazu Miyawaki <sup>(1)</sup> , Makoto Nakamura <sup>(2)</sup> , Akira Tsuchiya <sup>(1)</sup> , Keiji Kishine <sup>(3)</sup> and Hidetoshi Onodera <sup>(1)</sup> |
|       | (1)Kyoto University, Japan   |
|       | <sup>(2)</sup> NTT Corporation, Japan  |
|       | (3) University of Shiga Prefecture, Japan  |
| S12-2 | A Study on Wide-band Frequency Synthesizer for Advanced Wireless Communication   |
|       | Nakyoon Kim and Yong Moon  |
|       | Soongsil University, Korea ————————————————————————————————————  |
| S12-3 | A 5-Gb/s Low-Power Transmitter with Voltage-Mode Output Driver in 90nm CMOS Technology   |
|       | Jinsoo Rhim and Woo-Young Choi   |
|       | Yonsei University, Korea — 231   |
| S12-4 | A 34 dBm IP <sub>0,1dB</sub> SOI SP3T Switch with an Integrated Negative-Bias Switch   |
|       | Controller at 2,4 GHz  |
|       | Sunwoo Yoon, JuYoung Jung and Dong-hyun Baek Chung-Ang University, Korea   |
|       | Chung-Ang Chiversity, Korea  |
| S12-5 | Design Considerations for Cognitive Radio Based CMOS TV White Space Transceivers   |
|       | Jongsik Kim and Hyunchol Shin  |
|       | Kwangwoon University, Korea  |

# mm Wave Circuits and Systems

08:20-09:50 / Room D

| Chair Jinwook Burm (Sogang | University | ") |
|----------------------------|------------|----|
|----------------------------|------------|----|

| S13-1 | A Fully Integrated 0.18 μm Silicon Germanium Low Powered 60 GHz Receiver for Broadband Wireless Communications  Kok Meng Lim <sup>(1)</sup> , Hong Cheang Quek <sup>(1)</sup> , Jangook Lee <sup>(1)</sup> , Jiangmin Gu <sup>(2)</sup> , Jinna Yan <sup>(3)</sup> , Keping Wang <sup>(3)</sup> , Wei Meng Lim <sup>(3)</sup> and Kiat Seng Yeo <sup>(3)</sup> (1) Cadence Design Systems, Singapore (2) Avago Technologies, Singapore (3) Nanyang Technological University, Singapore |
|-------|--|
| S13-2 | A Double-Quadrature Down-Conversion Mixer in 0.18μm SiGe BiCMOS Process Jinna Yan, Kok Meng Lim, Jiangmin Gu, Keping Wang, Wei Meng Lim, Kaixue Ma and Kiat Seng Yeo Nanyang Technological University, Singapore ————————————————————————————————————  |
| S13-3 | Triple module redundancy scheme on an optically reconfigurable gate array Yuki Torigai and Minoru Watanabe Shizuoka University, Japan ———————————————————————————————————  |
| S13-4 | Ultra Low Power Active 60 GHz Bi-CMOS Down-Conversion Mixer Kok Meng Lim <sup>(1)</sup> , Jiangmin Gu <sup>(2)</sup> , Jinna Yan <sup>(3)</sup> , Wei Meng Lim <sup>(3)</sup> , Yang Lu <sup>(3)</sup> and Kiat Seng Yeo <sup>(3)</sup> (1) Cadence Design Systems, Singapore (2) Avago Technologies, Singapore (3) Nanyang Technological University, Singapore 254  |
| S13-5 | A 60GHz BiCMOS Self-Demodulator with Injection Locked Oscillator Zhenghao Lu <sup>(1)</sup> , Xiaopeng Yu <sup>(2)</sup> , Kiat Seng Yeo <sup>(3)</sup> , Wei Meng Lim <sup>(3)</sup> , Jinna Yan <sup>(3)</sup> and Renjing Pan <sup>(3)</sup> (1)Soochow University, China (2)Zhejiang University, China (3)Nanyang Technological University, Singapore 258  |

# **Session 14**

# Display Drivers and Multimedia SoCs

13:30-14:30 / Room A

Regular Session

Chair Hi Seok Kim (Chongju University, Korea)

| S14-1 | Design of AdaBoost Classifier Circuit using Haar-like Features for Automobile Applications Sangkyun Park <sup>(1)</sup> , Seonyoung Lee <sup>(2)</sup> , Soojin Kim <sup>(1)</sup> and Kyeongsoon Cho <sup>(1)</sup> Hankuk University of Foreign Studies, Korea  (2) KETI, Korea ———————————————————————————————————— |
|-------|--|
| S14-2 | Image Acquisition Design of the AOTF Imaging Spectrometer Based on SOPC Xuan Cheng, Huijie Zhao, Yonglong Dai and Xiaokang Liu Beihang University, China 266   |
| S14-3 | Efficient Program Control Schemes for Motion Estimation Specific Processor Sung Dae Kim and Myung Hoon Sunwoo Ajou University, Korea ————————————————————————————————————  |
| S14-4 | Two-Step Local Dimming for Image Quality Preservation in LCD Displays Sung In Cho <sup>(1)</sup> , Hi-Seok Kim <sup>(2)</sup> and Young Hwan Kim <sup>(1)</sup> (1) POSTECH, Korea  (2) Cheongju University, Korea ————————————————————————————————————  |
| S14-5 | A 166.7 Mhz 1920x1080 60fps H.264/SVC Video Decoder Seunghyun Cho, Seong Mo Park and Nak-Woong Eum ETRI, Korea   |

Chair

# Analog Techniques

Yong Moon (Soongsil University, Korea)

13:00-14:30 / Room B

| S15-1 | A Fast-Transient Low-Dropout Regulator with Dynamic Zero Compensation Network Ning Qiao, Jiantou Gao, Kai Zhao, Ning Li, Fang Yu and Zhongli Liu Chinese Academy of Sciences, China B#5  |
|-------|--|
| S15-2 | Effective Readout Pixel Sensor Circuit Design for Infrared Focal Plane Array and Three-dimension Image MEMS VLSI System Yun Yang <sup>(1,2)</sup> (1) Tohoku University, Japan (2) Osaka University, Japan 286   |
| S15-3 | Time-Interleaved Sample Clock Generator for Ultrasound Beamformer Application Jae-Hwan Kim <sup>(1)</sup> , Ji-Yong Um <sup>(2)</sup> , Jae-Yoon Sim <sup>(2)</sup> and Hong-June Park <sup>(1,2)</sup> (1) WCU, Korea  (2) POSTECH, Korea — 290   |
| S15-4 | Boosted Gain Programmable OpAmp with Embedded Gain Monitor for Dependable SoCs Jinbo Wan and Hans G. Kerkhoff University of Twente, Netherlands ————————————————————————————————————   |
| S15-5 | CMOS Low-Noise Signal Conditioning with a Novel Differential "Resistance to Frequency" Converter for Resistive Sensor Applications Priyanka Kabara <sup>(1)</sup> , Sanket Thakur <sup>(2)</sup> , Gururaj Saileshwar <sup>(1)</sup> , Maryam Shojaei Baghini <sup>(1)</sup> and Dinesh.K.Sharma <sup>(1)</sup> Indian Institute of Technology-Bombay, India  (2) Syracuse University, USA |
| S15-6 | Statistical Modeling of Capacitor Mismatch Effects for Successive Approximation Register ADCs YoungJoo Lee, Jinook Song and In-Cheol Park KAIST, Korea   |

#### Design, Analysis and Tools for Integrated Circuits and System

13:00-14:30 / Room C

**Special Session** 

Chair Ka Lok Man (Xi'an Jiaotong-Liverpool University, China)

#### **Abstract**

DATICS Workshops were initially created by a network of researchers and engineers both from academia and industry in the areas of Design, Analysis and Tools for Integrated Circuits and Systems. The proposed 11<sup>th</sup> DATICS workshop/special session, DATICS-ISOCC'11, will focus on emerging Circuits and Systems (CAS) topics that will strongly lead human life revolutions, especially in CMOS technologies, communication technologies and biomedical technologies. Human life revolutions come along with economic opportunities. The market for these emerging topics is also forecast to grow to a multi-billion dollar market in the coming decade. The workshop/special session will highlight the potential and current developments of these CAS topics, along with pressing challenges. The proposed workshop/special session is coherent and complementary to the conference theme ("SoC Design for Future Living") and areas of interest of ISOCC. The main target of DATICS-ISOCC'11 is to bring together engineering researchers and people from industry to exchange theories, ideas, techniques and experiences.

S16-1 Standard Cell Library Establishment and Simulation for Scan D Flip-Flops based on 0.5 Micron CMOS Mixed-Signal Process

Chun Zhao<sup>(1)</sup>, W. Zhang<sup>(2)</sup>, C. Z. Zhao<sup>(1,2)</sup>, K. L. Man<sup>(2,3)</sup>, T. T. Jeong<sup>(3)</sup>, J. K. Seon<sup>(4)</sup> and Y. Lee<sup>(5)</sup>

S16-2 A Novel Radio Propagation and Radiation Model of the Wireless Capsule Endoscopy in Human Gastro-Intestine (GI) Tract

Eng Gee Lim<sup>(1)</sup>, Zhao Wang<sup>(1)</sup>, Tammam Tillo<sup>(1)</sup>, Ka Lok Man<sup>(1,2)</sup>, Tuck Seng Wong<sup>(3)</sup> and Khin Wee Lai<sup>(4)</sup>

<sup>(1)</sup> University of Liverpool, United Kingdom

<sup>&</sup>lt;sup>(2)</sup>Xi'an Jiaotong - Liverpool University, China

<sup>(3)</sup>Myongji University, Korea

<sup>(4)</sup>LS Industrial Systems, Korea

<sup>(1)</sup>Xi'an Jiaotong - Liverpool University, China

<sup>&</sup>lt;sup>(2)</sup>Myongji University, Korea

|        | (3) University of Sheffield, United Kingdom, (4) Technische Universität Ilmenau, Germany   |
|--------|--|
| \$16-3 | Performance-Effective Compaction of Standard Cell Library for Edge-triggered Latches Utilizing 0.5 Micron Technology Chun Zhao <sup>(1)</sup> , W. Pan <sup>(2)</sup> , C. Z. Zhao <sup>(1,2)</sup> , K. L. Man <sup>(2,3)</sup> , J. Choi <sup>(4)</sup> and J. Chang <sup>(5)</sup> (1) University of Liverpool, United Kingdom (2) Xi'an Jiaotong - Liverpool University, China (3) Myongji University, Korea (4) University of Seoul, Korea (5) Texas Instruments, USA   |
| \$16-4 | Design for Testability in Nano-CMOS Analog Integrated Circuits Using a New Design Analog Checker  Mouna Karmani <sup>(1)</sup> , Chiraz Khedhiri <sup>(1)</sup> , Ka Lok Man <sup>(2,3)</sup> and Belgacem Hamdi <sup>(1,4)</sup> (1) Electronics & Microelectronics Laboratory, Tunisia (2) Xi'an Jiaotong - Liverpool University, China (3) Myongji University, Korea (4) ISSAT, Tuinisia  |
| S16-5  | Design, Analysis, Tools and Applications for Programmable High-Speed and Power-Aware 4G Processors  Ka Lok Man <sup>(1,4)</sup> , Chi-Un Lei <sup>(2)</sup> , Jieming Ma <sup>(3)</sup> , Yanyan Wu <sup>(1)</sup> , Sheng-Uei Guan <sup>(1)</sup> , T.T. Jeong <sup>(4)</sup> , J.K. Seon <sup>(5)</sup> and Yunsik Lee <sup>(6)</sup> (1) Xi'an Jiaotong - Liverpool University, China (2) University of Hong Kong, Hong Kong (3) University of Liverpool, United Kingdom (4) Myongji University, Korea (5) LS Industrial Systems, Korea |
|        | (6) KETI, Korea  |

#### Advances in CMOS Circuits and Carbon-Based Electronics

13:00-14:30 / Room D

Special Session

Chair Volkan Kursun (Hong Kong University of Science and Technology, Hong Kong)

#### **Abstract**

Transistor made with individual single walled carbon nanotubes (SWNTs) exhibit impressive characteristics. However, although carbon nanotubes have been actively studied for electronics applications (particularly for CMOS replacement) during the past 2 decades, practical applications are still very limited because SWNT technologies are plagued by a number of problems, such as separation of semiconductor specimens from the metallicones, alignment and organization with high densities, contact reproducibility for transistors, etc. The field of carbon nanotubes is progressively evolving towards gas sensing and flexible electronics applications which are much less demanding than advanced integrated circuits (ICs) in terms of device characteristics and integration density. On the other hand, graphene which has been isolated only 7 years ago seems to be more promising, in particular for ICs, as well as for large area transparent conducting film applications. In this session, we shall briefly review some basic properties of these two emblematic materials and present some recent advances concerning their use. In particular, we will show how the two fields are entangled, i.e., how graphene can improve some of the properties of carbon nanotube devices, and how carbon nanotubes can be employed as precursors for the fabrication of graphene nanoribbons. Future carbon-based devices and circuits will probably make extensive use of combinations of these two exceptional materials.

| S17-1 | A Low-Cost, Ultra Sensitive Hand-Held System for Explosive Detection using Piezo-Resistive Micro-Cantilevers |
|-------|--|
|       |  |
|       | Neena A Gilda, Sandeep Surya, Sanjay Joshi, Viral Thaker, M.Shojaei Baghini,                                 |
|       | Dinesh K.Sharma and V.Ramgopal Rao   |
|       | Indian Institute of Technology-Bombay, India   |
| S17-2 | A Quick Overview of Carbon NanoTubes and Graphene Applications for Future Electronics                        |
|       | Didier Pribat  |
|       | Sungkyunkwan University, Korea   |

| S17-3  | Symmetrical Triple-Threshold-Voltage Nine-Transistor SRAM Circuit with Superior Noise Immunity and Overall Electrical Quality Hong Zhu and Volkan Kursun The Hong Kong University of Science and Technology, Hong Kong  |
|--------|---|
| S17-4  | Compact Thermal Models: Assessment and Pitfalls Jaeha Kung and Youngsoo Shin KAIST, Korea   |
| S17-5  | A Power Grid Optimization Algorithm Considering Timing Degradation by NBTI Masahiro Fukui <sup>(1)</sup> , Yoriaki Nagata <sup>(1)</sup> and Shuji Tsukiyama <sup>(2)</sup> (1) Ritsumeikan University, Japan  (2) Chuo University, Japan                               |
| Se     | anion 10  |
| 30     | Communication Socs  |
|        | 15:00-16:30 / Room C  |
|        | Regular Session   |
| Chair  | Sang Hoon Hong (Kyung Hee University, Korea)  |
| Co-Cha | air Norbert When (University of Kaiserslautern, Germany)  |
| S18-1  | Design Time Stamp Hardware Unit supporting IEEE 1588 Standard  Jae Won Park <sup>(1)</sup> , Jin Ha Hwang <sup>(1)</sup> , Won Young Chung <sup>(1)</sup> , Seung Woo Lee <sup>(2)</sup> and Yong Surk Lee <sup>(1)</sup> (1) Yonsei University, Korea  (2) ETRI, Korea |
| S18-2  | A Scalable Multi-ASIP Architecture for Standard Compliant Trellis Decoding<br>Christian Brehm, Thomas Ilnseher and Norbert Wehn<br>University of Kaiserslautern, Germany 349  |
| S18-3  | 3D Network-on-Chip with Wireless Links through Inductive Coupling Jinho Lee <sup>(1)</sup> , Mingyang Zhu <sup>(1)</sup> , Kiyoung Choi <sup>(1)</sup> , Jung Ho Ahn <sup>(1)</sup> and Rohit Sharma <sup>(2)</sup> (1) Seoul National University, Korea                |
|        | <sup>(2)</sup> Georgia Institute of Technology, USA   |

| S18-4 | DBA-information-based algorithm control Sadayuki Yasuda, Takahiro Hatano, Hiroki Suto, Masami Urano, Mamoru Nakanishi and Tsugumichi Shibata NTT Corporation, Japan              |
|-------|--|
| S18-5 | A Host-Accelerator Communication Architecture Design for Efficient Binary Acceleration Yangsu Kim, Kyuseung Han and Kiyoung Choi Seoul National University, Korea                |
| S18-6 | Low Area and High Speed SHA-1 Implementation Eun-Gu Jung <sup>(1)</sup> , Daewan Han <sup>(1)</sup> and Jeong-Gun Lee <sup>(2)</sup> (1)ETRI, Korea  (2)Hallym University, Korea |
| S18-7 | An Efficient Design of Split-Radix FFT pruning for OFDM based Cognitive Radio system Yihu Xu and Myong-Seob Lim Chonbuk National University, Korea                               |
| Se    | Power Management and Energy Harvesting   |
|       | 15:00-16:30 / Room D   |
| Chair | Regular Session Hyunchol Shin (Kwangwoon University, Korea)  |
| S19-1 | A Novel Charge Sharing Charge Pump for Energy Harvesting Application Jiemin Zhou, Mengshu Huang, Yimeng Zhang, Hao Zhang and Tsutomu Yoshihara Waseda University, Japan          |
| S19-2 | Minimizing MOSFET Power Losses in Near-field Electromagnetic Energy-harnessing ICs Orlando Lazaro and Gabriel Alfonso Rincón-Mora Georgia Institute of Technology, USA           |

| S19-3 | An Energy-Optimal Algorithm for Temperature-Aware Idle Time Distribution Conside Mode Transition Overhead SangDo Park and Taewhan Kim  | ring |
|-------|--|------|
|       | Seoul National University, Korea ·····   | 381  |
| S19-4 | Extracting the Frequency Response of Switching DC-DC Converters in CCM and DCM from Time-domain Simulations Suhwan Kim and Gabriel A. Rincón-Mora Georgia Institute of Technology, USA |      |
| S19-5 | A High Efficiency Piezoelectric Energy Harvesting System Xuan-Dien Do, Chang-Jin Jeong, Huy-Hieu Nguyen, Seok-Kyun Han and Sang-Gug KAIST, Korea                                       | Lee  |

# Poster Session

I S O C C 2 0 1 1

Nov. 18, 2011 / 13:00-16:30 / Lobby

| Chair | Kee-Won Kwon (Sungkyunkwan University)   |
|-------|--|
| PS-1  | Ultra Low-Power High-Speed Flexible Probabilistic Adder for Error-Tolerant Applications Ning Zhu, Wang Ling Goh and Kiat Seng Yeo Nanyang Technological University, Singapore 393  |
| PS-2  | Enhancing Circuits and Systems Supply Noise Sensitivity Characterization Using On-Package Droop Inducers Omer Vikinski, Ram Ben-Ezra and Jimmy Huat Since Huang Intel, Israel ————————————————————————————————————   |
| PS-3  | Design of Low-power Receiver Front-end IC for Low frequency Wireless Time Signal Broadcast System  Ho-Hsin Yeh <sup>(1)</sup> , Ji-Chen Huang <sup>(1)</sup> , Yu-Chen Kuo <sup>(2)</sup> and Klaus YJ. Hsu <sup>(1)</sup> National Tsing Hua University, Taiwan  (2) Chunghwa Telecom Corporation, Taiwan 401 |
| PS-4  | A 12-bit 100-MS/s Pipelined ADC in 45-nm CMOS  Jae-Won Nam, Young-Deuk Jeon, Seok-Ju Yun, Tae Moon Roh and Jong-Kee Kwon  ETRI, Korea 405  |
| PS-5  | An On-chip Hot Pixel Identification and Correction Approach in CMOS Imagers Yuan Cao and Xiangyu Zhang Nanyang Technological University, Singapore 408   |

| PS-6  | Analysis of SRAM Hierarchical Bitlines for Optimal Performance and Variation Tolerance  |
|-------|---|
|       | Qi Li and Tony T.Kim  |
|       | Nanyang Technological University, Singapore ————————————————————————————————————  |
| PS-7  | Design of Asynchronous 2-Phase Ternary Encoding Protocol Using Multiple-Valued Logic  |
|       | Myeong-Hoon Oh, Sung-Nam Kim and Sungwoon Kim ETRI, Korea ————————————————————————————————————  |
| PS-8  | Noise Reduction Scheme of Temporal and Spatial Filter for 3D Video Real-Time Processing   |
|       | Hun ho Ham, Jong hak Kim, Chan-oh Park, Yong han-Kim and Jun dong Cho<br>Sungkyunkwan University, Korea ————————————————————————————————————  |
| PS-9  | MTJ based Non-Volatile Flip-flop in Deep Submicron Technology<br>Youngdon Jung <sup>(1)</sup> , Jisu Kim <sup>(1)</sup> and Kyungho Ryu <sup>(1)</sup> , Seong-Ook Jung <sup>(1)</sup> , Jung Pill Kim <sup>(2)</sup> and Seung H. Kang <sup>(2)</sup> (1) Yonsei University, Korea |
|       | <sup>(2)</sup> Qualcomm, USA ···································  |
| PS-10 | Design of TETRA Release 2 Turbo Decoder with Low-Complexity Hardware Interleaver  |
|       | Ji-Hoon Kim   |
|       | Chungnam National University, Korea — 428   |
| PS-11 | Low-Complexity Filter and Interpolator Design for ATSC DTV Systems Yong-Kyu Kim <sup>(1)</sup> , Chang-Seok Choi <sup>(1)</sup> , Hanho Lee <sup>(1)</sup> and Jin-Gyun Chung <sup>(2)</sup> (1) Inha University, Korea   |
|       | (2) Chonbuk National University, Korea  |
| PS-12 | Application Specific Processor for Multi-Standard Video Decoding Jae-Jin Lee and NakWoong Eum   |
|       | ETRI, Korea ······· 436   |
| PS-13 | Analysis of Time Dependent Dielectric Breakdown in Nanoscale CMOS Circuits Ho Joon Lee <sup>(1)</sup> and Kyung Ki Kim <sup>(2)</sup> (1) Illinois Institute of Technology, USA   |
|       | (2) Daegu University, Korea   |

| PS-14 | 77 GHz Signal Generator with CMOS Technology for Automotive Radar Application Joonhong Park, Hyuk Ryu and Donghyun Baek Chung-Ang University, Korea  |
|-------|--|
| PS-15 | A Design Approach of a Parametric Measurement Unit on to a 600MHz DCL Edward Collins <sup>(1)</sup> , In-Seok Jung <sup>(2)</sup> , Yong-Bin Kim <sup>(2)</sup> and Kyung-Ki Kim <sup>(3)</sup> (1) Analog Devices Inc, USA (2) Northeastern University, USA (3) Daegu University, Korea 446 |
| PS-16 | Prototyping Circuit Design for Dielectric Electroactive Polymers Energy Harvesting Peiwen He <sup>(1)</sup> , Wei Wang <sup>(1)</sup> , Ken Choi <sup>(1)</sup> , JongHyun Lee <sup>(2)</sup> and SooHyun Kim <sup>(2)</sup> (1) Illinois Institute of Technology, USA (2) KAIST, Korea 450  |
| PS-17 | Wide Center-tape Balun for 60 GHz Silicon RF ICs Fanyi Meng, Kiat Seng Yeo, Shanshan Xu, Kaixue Ma and Chee Chong Lim Nanyang Technological University, Singapore 454  |