

2011 International Conference on Field-Programmable Technology

(FPT 2011)

**New Delhi, India
12-14 December 2011**



IEEE Catalog Number: CFP11528-PRT
ISBN: 978-1-4577-1741-3

TABLE OF CONTENTS

| | |
|---|-----|
| Reconfigurable Acceleration and Dynamic Partial Self-Reconfiguration in General Purpose Computing | 1 |
| <i>I. Sourdis, A. Nandy, V. Viswanathan, A. Brandon, D. Theodoropoulos, G. Gaydadjiev</i> | |
| A Framework for FPGA Acceleration of Large Graph Problems: Graphlet Counting Case Study | 9 |
| <i>B. Betkaoui, D. Thomas, W. Luk, N. Przulj</i> | |
| Cool Mega-Array: a Highly Energy Efficient Reconfigurable Accelerator | 17 |
| <i>N. Ozaki, Y. Yoshihiro, Y. Saito, D. Ikebuchi, M. Kimura, H. Amano, H. Nakamura, K. Usami, M. Namiki, M. Kondo</i> | |
| A Self-Healing Autonomous Neural Network Hardware for Trustworthy Biomedical Systems | 25 |
| <i>Z. Jin, A. Cheng</i> | |
| FPGA Implementation of Reconfigurable ADPLL Network for Distributed Clock Generation | 33 |
| <i>C. Shan, E. Zianbetov, O. Romain, E. Colinet, J. Juillard, M. Javidan, F. Anceau, M. Terosiet, S. Feruglio, D. Galayko</i> | |
| A Framework for Verifying Functional Correctness in Odin II | 37 |
| <i>J. Libby, A. Furrow, P. O'Brien, K. Kent</i> | |
| Floating-point Mixed-radix FFT Core Generation for FPGA and Comparison with GPU and CPU | 43 |
| <i>B. Duan, W. Wang, X. Li, C. Zhang, P. Zhang, N. Sun</i> | |
| An Analysis of Ring Oscillator PUF Behavior on FPGA's | 49 |
| <i>S. Eiroa, I. Baturone</i> | |
| A Low Power Technology Mapping Method for Adaptive Logic Module | 53 |
| <i>W. Chen, X. Zhang, T. Yoshimura, Y. Nakamura</i> | |
| Hydrate: Hybrid Reconfigurable Architecture Expressions | 58 |
| <i>C. Yu, F. Cox, W. Luk, R. Cheung</i> | |
| A Novel Architecture for a Secure Update of Cryptographic Engines on Trusted Platform Module | 62 |
| <i>S. Malipatlolla, T. Feller, A. Shoufan, T. Arul, S. Huss</i> | |
| Interconnect-Topology Independent Mapping Algorithm for a Coarse Grained Reconfigurable Architecture | 68 |
| <i>R. Krishnamoorthy, M. Fujita, K. Varadarajan, S.K. Nandy</i> | |
| VLIW-SCORE: Beyond C for Sequential Control of SPICE FPGA Acceleration | 73 |
| <i>N. Kapre, A. DeHon</i> | |
| Deep Pipelined One-Chip FPGA Implementation of a Real-time Image-based Human Detection Algorithm | 82 |
| <i>K. Negi, K. Dohi, Y. Shibata, K. Oguri</i> | |
| Use of Embedded FPGA Resources in Implementations of 14 Round 2 SHA-3 Candidates | 90 |
| <i>R. Shahid, M. Sharif, M. Rogawski, K. Gaj</i> | |
| Variable and Clause Elimination in SAT Problems Using an FPGA | 99 |
| <i>M. Suzuki, T. Maruyama</i> | |
| Constant Power Reconfigurable Computing | 107 |
| <i>A. Masle, G. Chow, W. Luk</i> | |
| An Analytical Energy Model to Accelerate FPGA Logic Architecture Investigation | 115 |
| <i>S. Rajavel, A. Akoglu</i> | |
| Accelerated FPGA Architecture Design: Capabilities and Limitations of Analytical Models | 123 |
| <i>J. Das, S. Wilton</i> | |
| A Scalable Memory Interface for Multicore Reconfigurable Computing Systems | 131 |
| <i>P. Garcia, K. Compton</i> | |
| The Realtime Image Processing Demonstration with CMA-1 : An Ultra Low-power Reconfigurable Accelerator | 139 |
| <i>K. Hironaka, N. Ozaki, H. Amano</i> | |
| 3D Implication Logic: Preliminary Results | 143 |
| <i>G. Adam</i> | |
| Enabling High Level Design of Adaptive Systems with Partial Reconfiguration | 146 |
| <i>K. Vipin, S. Fahmy</i> | |
| Architecture and Tools for Programmable QCA | 150 |
| <i>R. Devadoss, K. Paul, M. Balakrishnan</i> | |
| A Unified Emulation/Simulation Environment for Reconfigurable System-on-Chip Development | 154 |
| <i>P. Crosthwaite, J. Williams, P. Sutton</i> | |

| | |
|---|------------|
| Exploring FPGA Technology Mapping for Fracturable LUT Minimization | 162 |
| <i>D. Dickin, L. Shannon</i> | |
| Automating Formal Verification of Customized Soft-Processors | 170 |
| <i>K. Susanto, W. Luk</i> | |
| Operational Mode Exploration for Reconfigurable Systems with Multiple Applications | 178 |
| <i>S. Wildermann, F. Reimann, J. Teich, Z. Salcic</i> | |
| FPGA Power Consumption Measurements and Estimations Under Different Implementation Parameters | 186 |
| <i>D. Meidanis, K. Georgopoulos, I. Papaefstathiou</i> | |
| Objective-Driven Workload Allocation in Heterogeneous Computing Systems | 192 |
| <i>Q. Liu, W. Luk</i> | |
| Design Methodology for FPGA Implementation of Lattice Piecewise-Affine Functions | 196 |
| <i>M.C. Martinez-Rodriguez, I. Baturone, P. Brox</i> | |
| Accelerating On-Line Training of LS-SVM with Run-Time Reconfiguration | 200 |
| <i>S. Wang, Y. Peng, G. Zhao, X. Peng</i> | |
| High Speed Low Complexity FPGA-based FIR Filters Using Pipelined Adder Graphs | 206 |
| <i>M. Kumm, P. Zipf</i> | |
| Formulation-level Design Space Exploration for Partially Reconfigurable FPGAs | 210 |
| <i>R. Kumar, A. Gordon-Ross</i> | |
| A Novel Online Hardware Task Scheduling and Placement Algorithm for 3D Partially Reconfigurable FPGAs..... | 216 |
| <i>T. Marconi, T. Mitra</i> | |
| Spiking Neural Network-based Auto-associative Memory Using FPGA Interconnect Delays..... | 222 |
| <i>C. Ang, C. Jin, P. Leong, A. Schaik</i> | |
| A Reconfigurable Macro-Pipelined Systolic Accelerator Architecture..... | 226 |
| <i>W. Bao, J. Jiang, Y. Fu, Q. Sun</i> | |
| Scrubbing-based SEU Mitigation Approach for Systems-on-Programmable-Chips | 232 |
| <i>A. Sari, M. Psarakis</i> | |
| Investigation of NBTI and PBTI Induced Aging in Different LUT Implementations | 240 |
| <i>S. Kiamehr, A. Amouri, M. Tahoori</i> | |
| A Novel Architecture for a Secure Update of Cryptographic Engines on Trusted Platform Module | 248 |
| <i>S. Malipatlolla, T. Feller, A. Shoufan, T. Arul, S. Huss</i> | |
| Timing Speculation in FPGAs: Probabilistic Inference of Data Dependent Failure Rates | 254 |
| <i>S. Chaudhuri, J. Wong, P. Cheung</i> | |
| Reducing Power for Dynamically Reconfigurable Processor Array by Reducing Number of Reconfigurations..... | 262 |
| <i>M. Kimura, K. Hironaka, H. Amano</i> | |
| Partially Reconfigurable System-on-Chips for Adaptive Fault Tolerance | 270 |
| <i>S. Yousuf, A. Jacobs, A. Gordon-Ross</i> | |
| ReSim: A Reusable Library for RTL Simulation of Dynamic Partial Reconfiguration..... | 278 |
| <i>L. Gong, O. Diessel</i> | |
| Hardware-Accelerated Execution of Pi-Calculus Reconfiguration Schedules..... | 286 |
| <i>A. Seffrin, S. Huss</i> | |
| Design & Development of Soft-Core Processor Based Remote Terminal Units for Nuclear Reactors..... | 294 |
| <i>A. Gour, A. Raj, R.P. Behera, N. Murali, S.A.V. Murty</i> | |
| A Scalable Network Port Scan Detection System on FPGA | 298 |
| <i>T. Anand, Y. Waghela, K. Varghese</i> | |
| An Adaptive-method for Velocity Estimation Using Time-to-digital Converter | 304 |
| <i>K. Mitesh, K. Majid, M. Manivannan</i> | |
| Design Methodology for Analog Circuit Designs Using Proposed Field Programmable Basic Analog Building Blocks | 308 |
| <i>G. Kapur, C.M. Markan</i> | |
| Efficient Nested Loop Pipelining in High Level Synthesis using Polyhedral Bubble Insertion..... | 312 |
| <i>A. Morvan, S. Derrien, P. Quinton</i> | |
| High Level Synthesis of Stereo Matching: Productivity, Performance, and Software Constraints | 322 |
| <i>K. Rupnow, Y. Liang, Y. Li, D. Min, M. Do, D. Chen</i> | |
| Implementation of a Reverse Time Migration Kernel using the HCE High Level Synthesis Tool | 330 |
| <i>T. Hussain, M. Pericas, N. Navarro, E. Ayguade</i> | |
| Pipelined High Precision Beamforming Delay Calculator for Ultrasound Imaging | 338 |
| <i>Z. Zhao, X. Jin, X. Zhang</i> | |

| | |
|---|-----|
| Compact Generic Intermediate Representation (CGIR) to Enable Late Binding in Coarse Grained Reconfigurable Architectures | 342 |
| <i>S. Jafri, A. Hemani, K. Paul, J. Plosila, H. Tenhunen</i> | |
| Partial Reconfiguration Logic Synthesis by Temporal Slicing | 348 |
| <i>S. Ponpandi, A. Tyagi</i> | |
| Hardware Module Reuse and Runtime Assembly for Dynamic Management of Reconfigurable Resources | 354 |
| <i>A. Jara-Berrocal, A. Gordon-Ross</i> | |
| Efficient Key-Dependent Message Authentication in Reconfigurable Hardware | 360 |
| <i>J. Crenne, P. Cotret, G. Gogniat, R. Tessier, J.P. Diguët</i> | |
| An FPGA-based Object Detector with Dynamic Workload Balancing | 366 |
| <i>C. Cheng, C.S. Bouganis</i> | |
| Sharing FPUs in Many-Soft-Cores | 370 |
| <i>D. Castells-Rufas, E. Fernandez-Alonso, J. Carrabina, J. Joven</i> | |
| Runtime Stress-Aware Replica Placement on Reconfigurable Devices under Safety Constraints | 376 |
| <i>J. Angermeier, D. Ziener, M. Glab, J. Teich</i> | |
| Efficient Region Allocation for Adaptive Partial Reconfiguration | 382 |
| <i>K. Vipin, S. Fahmy</i> | |
| SW and HW Co-design of Connect6 Accelerator with Scalable Streaming Cores | 388 |
| <i>K. Sano</i> | |
| A Threat-Based Connect6 Implementation on FPGA | 392 |
| <i>K. Vipin, S. Fahmy</i> | |
| An FPGA Connect6 Solver with a Two-Stage Pipelined Evaluation | 396 |
| <i>T. Watanabe, R. Moriwaki, Y. Yamaji, Y. Kamikubo, Y. Torigai, Y. Nihira, T. Yoza, Y. Ueno, Y. Aoyama, M. Watanabe</i> | |
| An FPGA Implementation of a Threat-based Strategy for Connect6 | 400 |
| <i>T. Ziermann, B. Schmidt, M. Muhlenthaler, D. Ziener, J. Angermeier, J. Teich</i> | |
| Author Index | |