

2011 IEEE International Test Conference

(ITC 2011)

Anaheim, California, USA
20-22 September 2011



IEEE Catalog Number: CFP11ITC-PRT
ISBN: 978-1-4577-0153-5

Table of Contents

INTRODUCTORY SECTION

- Welcome Message
- Steering Committee
- 2010 Paper Awards
- Technical Program Committee
- ITC Technical Paper Evaluation and Selection Process
- 2012 Call for Papers
- Test Technology Technical Council (TTTC)
- Technical Paper Reviewers

Author Index

ADDRESSES

Opening Keynote

Power, Programmability and Granularity: The Challenges of ExaScale Computing
Bill Dally

Closing Keynote

A Systems Perspective on the R&D of Industrial Technology
Jyuo-Min Shyu

Invited

Manufacturing a Disney Spectacular
Chuck Davis

SESSION 1 NEW DFT FOR GENERAL ANALOG

Session Chair: F. Muradali, Coordinator: K. Arabi

- 1.1 *Defect-oriented Testing for Analog/Mixed-Signal Devices*
B. Kruseman, B. Tasić, C. Hora, J. Dohmen, H. Hashempour, M. van Beurden, Y. Xing
- 1.2 *DFT for Extremely Low-Cost Test of Mixed-Signal SOCs with Integrated RF and Power Management*
R. Mittal, L. Balasubramanian, A. Sontakke, H. Parthasarathy, P. Narayanan, P. Sabbarwal, R. Parekhji
- 1.3 *Test Cost Reduction Through Performance Prediction Using Virtual Probe*
H-M. Chang, K-T. Cheng, W. Zhang, X. Li, K. Butler

SESSION 2 DEFECT-ORIENTED AND POWER-AWARE ATPG

Session Chair: A. Gunda, Coordinator: M. Tehranipoor

- 2.1 *P-PET: Partial Pseudo-Exhaustive Test for High Defect Coverage*
A. Mumtaz, M. Imhof, H.J. Wunderlich
- 2.2 *Faster-Than-At-Speed Test for Increased Test Quality and In-Field Reliability*
T. Yoneda, K. Hori, M. Inoue, H. Fujiwara
- 2.3 *Clock-Gating-aware Low-Launch WSA Test Pattern Generation for At-Speed Scan Testing*
Y. Lin, J. Huang, X. Wen

ITC Office

2025 M Street, N.W.
Suite 800
Washington, D.C. 20036 USA
Tel: (202) 973-8665

SESSION 3 ATE FEATURE SET EXPANSIONS AND TEST COST

REDUCTION

Session Chair: C. Kuntzsch, Coordinator: R. Arnold

- 3.1 *Architecture and Implementation of a Truly Parallel ATE Capable of Measuring Picoampere-level Current*
D. Acharyya, K. Miyao, D. Ting, D. Lam, R. Smith, P. Fitzpatrick, B. Buras, J. Williamson
- 3.2 *Development of an ATE Test Cell for At-Speed Characterization and Production Testing*
J. Moreira
- 3.3 *Actual Implementation of Multidomain Test: Further Reduction of Cost of Test*
M. Ogura, Y. Takahashi, A. Maeda

SESSION 4 PH.D. THESIS COMPETITION FORUM: FINAL ROUND

Session Chair: I. Polian, Coordinator: J. Dworak

- 4.1 *Online Timing Variation Tolerance for Digital Integrated Circuits*
G. Yan, X. Li
- 4.2 *Physically-aware Analysis of Systematic Defects in Integrated Circuits*
W. Tam, S. Blanton
- 4.3 *Investigation into Voltage and Process Variation-Aware Manufacturing Test*
U. Ingesson, B.M. Al-Hashimi

SESSION 5 BOARD DIAGNOSIS AND SAFE BOUNDARY SCAN TESTING

Session Chair: T. Chakraborty, Coordinator: J. Grelish

- 5.1 *Smart Diagnosis: Efficient Board-level Diagnosis and Repair using Artificial Neural Networks*
Z. Zhang, K. Chakrabarty, Z. Wang, Z. Wang, X. Gu
- 5.2 *Surviving State Disruptions Caused by Test: A Case Study*
K. Parker, S. Kameyama, D. Dubberke
- 5.3 *IEEE Std 1581 - A Standardized Test Access Methodology for Memory Devices*
H. Ehrenberg, B. Russell

SESSION 6 RF DFT AND TEST COST REDUCTION

Session Chair: P. O'Brien, Coordinator: M. Slamani

- 6.1 *Multisite Test of RF Transceivers on Low-Cost Digital ATE*
I. Koren, B. Schuffenhauer, F. Demmerle, F. Neugebauer, G. Pfahl, D. Rautmann
- 6.2 *Wafer Probe Test Cost Reduction of an RF/A Device by Automatic Testset Minimization—A Case Study*
D. Drmanac, L. Wang, M. Laisne
- 6.3 *Accurate Signature Driven Power Conscious Tuning of RF Systems Using Hierarchical Performance Models*
A. Banerjee, S. Sen, S. Devarakond, A. Chatterjee

Table of Contents

SESSION 7 SELF-TESTING AND TEST COMPRESSION

TECHNIQUES

Session Chair: R. Parekhji, Coordinator: X. Gu

- 7.1 *Low-Power Compression Utilizing Clock Gating*
E. Khayat Moghaddam, J. Rajski, S.M. Reddy
- 7.2 *Partial State Monitoring for Fault Detection Estimation*
Y. Shi, K. Kaewtip, W-C. Hu, J. Dworak
- 7.3 *Logic BIST Silicon Debug and Volume Diagnosis Methodology*
E. Amyeen, A. Jayalakshmi, S. Venkataraman, S. Pathy, E. Tan

SESSION 8 BIST AND FAULT TOLERANCE FOR SRAM

Session Chair: S. Hamdioui, Coordinator: S. Chakravarty

- 8.1 *Generic, Orthogonal and Low-Cost March Element-based Memory BIST*
A.J. van de Goor, S. Hamdioui , H. Kukner
- 8.2 *On Using Address Scrambling to Implement Defect Tolerance in SRAMs*
L. Dilillo, R. Alves Fonseca, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, N. Badereddine
- 8.3 *A Fully Cell-based Design for Timing Measurement of Memory*
Y-C. Chang, S-Y. Huang, C-W. Tzeng, J. Yao

SESSION 9 DEFECTS IN ADVANCED TECHNOLOGIES

Session Chair: E. Amyeen, Coordinator: W. Cheng

- 9.1 *Cell-aware Analysis for Small-Delay Effects and Production Test Results from Different Fault Models*
F. Hapke, J. Schloeffel, W. Redemund, A. Glowatz, J. Rajski, M. Reese, J. Rearick, J. Rivers
- 9.2 *Lithography-aware Critical Area Estimation and Yield Analysis*
P. Vijayakumar, V. Suresh, S. Kundu
- 9.3 *Using Well/Substrate Bias Manipulation to Enhance Voltage-Test-based Defect Detection*
A. Gattiker, P. Nigh

SESSION 10 PRE- AND POST-SILICON VALIDATION FOR μ PS AND NOCs

Session Chair: I. Bahar, Coordinator: Y. Makris

- 10.1 *A Software-based Self-Test Methodology for Online Testing of Processor Caches*
G. Theodorou, N. Kranitis, A. Paschalidis, D. Gizopoulos
- 10.2 *Design-for-Debug Layout Adjustment for FIB Probing and Circuit Editing*
K-A. Chen, T-W. Chang, M-C. Wu, M. Chao, J-Y. Jou, S. Chen
- 10.3 *End-to-End Error Correction and Online Diagnosis for On-Chip Networks*
S. Shamshiri, A. Ghofrani, K-T. Cheng
- 10.4 *Efficient Combination of Trace and Scan Signals for Post-Silicon Validation and Debug*
K. Basu, P. Mishra, P. Patra

SESSION 11 TAMING HIGH-SPEED DIGITAL INTERFACES > 10GBPS

Session Chair: Y. Cai, Coordinator: D. Armstrong

- 11.1 *Analyzing ATE Interconnect Performance for Serial Links of 10 Gbps and Above*
M. Lin, T. Tolman
- 11.2 *Elegant Construction of SSC-implemented Signal by AWG and Organized Undersampling of Wideband Signal*
H. Okawara
- 11.3 *Real-Time Testing Method for 16-Gbps 4-PAM Signal Interface*
M. Ishida, K. Ichiyama, D. Watanabe, M. Kawabata, T. Okayasu
- 11.4 *Multifunction Multi-GHz ATE Extension Using State-of-the-Art FPGAs*
A. Majid, D. Keezer

SESSION 12 TIMING AND POWER-AWARE DFT

Session Chair: L. Dilillo, Coordinator: P. Girard

- 12.1 *A Novel Scan Segmentation Design Method for Avoiding Shift-Timing Failures in Scan Testing*
Y. Yamato, X. Wen, M. Kochte, S. Kajihara, K. Miyase, L-T. Wang
- 12.2 *Test-Clock Domain Optimization for Peak Power-Supply Noise Reduction During Scan*
K-Y. Liao, J-Y. Wen, Y-C. Huang, M-H. Tsai, J. Li, M-T. Chang, M-H. Tsai, C-M. Tseng, H-C. Li
- 12.3 *State-of-the-Art Low-Capture-Power Methodology*
S. Bahl, R. Mattiuzzo, S. Khullar, A. Garg, S. Graniello, K. Abdel-Hafez, S. Talluto
- 12.4 *Adaptive Parametric BIST of High-Speed Parallel I/Os via Standard Boundary Scan*
S. Sunter, A. Roy

SESSION 13 MICROPROCESSOR TESTING

Session Chair: J. Crafts, Coordinator: D. Josephson

- 13.1 *Hardware Hooks for Transition Scan Characterization*
P. Pant, E. Skeels
- 13.2 *Transition Test Bring-Up and Diagnosis on UltraSPARC Processors*
L. Chen, P. Dahlgren, P. Dickinson, S. Davidson
- 13.3 *Test Access and the Testability Features of the Poulsbo Multicore Intel Itanium® Processor*
D. Bhavsar, S. Poehlman
- 13.4 *Optimal Manufacturing Flow to Determine Minimum Operating Voltage*
S. Chakravarty, B. Dang, D. Escovedo, A. Haas

SESSION 14 DFT FOR COMPLEX SOCS

Session Chair: J. Dworak, Coordinator: V. Agrawal

- 14.1 *EDT Channel Bandwidth Management in SOC Designs with Pattern-independent Test Access Mechanism*
J. Tyszer, J. Janicki, A. Dutta, M. Kassab, G. Mrugalski, N. Mukherjee, J. Rajski
- 14.2 *A Novel Test Access Mechanism for Failure Diagnosis of Multiple Isolated Identical Cores*
M. Sharma, A. Dutta, W-T. Cheng, B. Benware, M. Kassab

Table of Contents

- 14.3 *Techniques to Improve Memory Interface Test Quality for Complex SOCs*^{*} *€*
VR. Devanathan, S. Vooka

SESSION 15 LEARNING FROM DATA: DIAGNOSIS AND DATAMINING

Session Chair: V. Mehta, Coordinator: S. Venkataraman

- 15.1 *Die-level Adaptive Test: Real-Time Test Reordering and Elimination*^{*} *Fl*
K. Gotkhindikar, R. Daasch, K. Butler, J. Carulli, Jr., A. Nahar
- 15.2 *Forward Prediction Based on Wafer Sort Data—A Case Study*^{*} *G*
N. Sumikawa, D. Drmanac, L. Wang, L. Winemberg, M. Abadir
- 15.3 *Deterministic I_{DDQ} Diagnosis Using a Net Activation-based Model*^{*} *H*
A. Kun, R. Arnold, P. Heinrich, G. Maugard, H. Tang, W. Cheng

SESSION 16 ADVANCING MIXED-SIGNAL TEST

Session Chair: N. Ben-Hamida, Coordinator: G. Roberts

- 16.1 *A Novel Robust and Accurate Spectral Testing Method for Noncoherent Sampling*^{*} *I*
S. Sudani, M. Wu, D. Chen
- 16.2 *Application of a Continuous-Time Level-Crossing Quantization Method for Timing Noise Measurements*^{*} *J*
T. Yamaguchi, M. Soma, T. Aoki, Y. Furukawa, K. Degawa, K. Asada, M. Abbas, S. Komatsu
- 16.3 *Adaptive Multidimensional Outlier Analysis for Analog and Mixed-Signal Circuits*^{*} *K*
E. Yilmaz, S. Ozev, K. Butler

SESSION 17 STACKED DEVICE TEST

Session Chair: A. Yiin, Coordinator: D. Josephson

- 17.1 *Pre-Bond Probing of TSVs in 3-D Stacked ICs*^{*} *L*
B. Noia, K. Chakrabarty
- 17.2 *Evaluation of TSV and Micro-Bump Probing for Wide I/O Testing*^{*} *M*
K. Smith, P. Hanaway, M. Jolley, R. Gleason, E. Strid, T. Daenen, L. Dupas, B. Knuts, E.J. Marinissen, M. Van Dieval
- 17.3 *Post-Bond Testing of 2.5D-SICs and 3D-SICs Containing a Passive Silicon Interposer Base*^{*} *N*
C-C. Chi, E.J. Marinissen, SK. Goel, C-W. Wu

*Presented at ITC, but not included in proceedings.

See www.itctestweek.org

Table of Contents

PANEL 1 INDUSTRY LEADERS PANEL—HOW WILL TESTING CHANGE IN THE NEXT 10 YEARS?***\$)

Moderator and Organizer: P. Nigh

Panelists: B. Cory, W. Eklow, D. Josephson, R. Madge, J. Rajski, E. Volkerink

- P 1.0 *Industry Leaders Panel—How Will Testing Change in the Next 10 Years?*

P. Nigh

PANEL 2 CHALLENGES AND BEST PRACTICES IN ADVANCED SILICON DEBUG ***\$*

Moderator: J. Rearick, Organizer: J. Zeng

Panelists: H. Chen, W-T. Cheng, M. Kamm, P. Pant, E. Rentschler

- P 2.0 *Challenges and Best Practices in Advanced Silicon Debug*

J. Zeng

PANEL 3 IN-CIRCUIT TEST (ICT): THE KING IS DEAD; LONG LIVE THE KING!***\$+

Moderator: D. Dubberke, Organizer: B. Balangue, Jr.

Panelists: S. Butkovich, P. Geiger, K. Parker, T. Suto

- P 3.0 *In-Circuit Test (ICT): The King is Dead; Long Live the King!*

B. Balangue, Jr.

PANEL 4 THE GAP: TEST CHALLENGES FROM ASIA

MANUFACTURING FIELD AND TODAY'S AVAILABLE TOOLS***\$,

Moderator and Organizer: X. Gu

Panelists: J. Cho, R. Fang, J. Qian, J. Yun

- P 4.0 *The Gap: Test Challenges from the Asia Manufacturing Field and Today's Available Tools*

*Presented at ITC, but not included in proceedings.

See www.itctestweek.org