

2011 IEEE 2nd International Conference on Networked Embedded Systems for Enterprise Applications

(NESEA 2011)

**Perth, Australia
8-9 December 2011**



**IEEE Catalog Number: CFP11NEE-PRT
ISBN: 978-1-4673-0495-5**

TABLE OF CONTENTS

DDoS Flooding Attack Detection Through a Step-by-step Investigation	1
<i>J.H. Jun, H. Oh, S.H. Kim</i>	
Eliminating Implicit Dependencies in Component Models	6
<i>W. Horre, D. Hughes, K. Man, S. Guan, B. Qian, T. Yu, H. Zhang, Z. Shen, M. Schellekens, S. Hollands</i>	
A Novel Low-Cost Intelligent Shopping Cart	12
<i>J. Suryaprasad, B.O. Kumar, D. Roopa, A.K. Arjun</i>	
Traffic Classification based on Visualization	16
<i>Y. Zhibin, Y.D. Choi, G.B. Kil, S.H. Kim</i>	
A Generic Policy-free Framework for Fault-tolerant Systems: Experiments on WSNs	22
<i>D. Beder, J. Ueyama, M. Chaim</i>	
Q-learning based Congestion-aware Routing Algorithm for On-Chip Network	29
<i>F. Farahnakian, M. Ebrahimi, M. Daneshthalab, P. Liljeberg, J. Plosila</i>	
CorreComm: A Formal Hierarchical Framework for Communication Designs	36
<i>M. Kamali, L. Petre, K. Sere, M. Daneshthalab</i>	
Design of One chip Communication Stack Processor and MMS Communication Stack Library Based on IEC 61850	43
<i>E. In, J. Park, S. Ahn, C. Jang, J. Chong</i>	
AB-FTL: An Alternative Block Flash Translation Layer Using Locality-Aware Technique	49
<i>H.I. Kwon, R. Jin, T.S. Chung</i>	
New Structure for Adder with Improved Speed, Area and Power	57
<i>H. Karami, A. Horestani</i>	
Design of an ASIP IDEA Crypto Processor	63
<i>R. Mirzaee, M. Eshghi</i>	
Implementation of Smart Elevator System based on Wireless Multi-hop AdHoc Sensor Networks	70
<i>H. Abbasai, A. Siddiqui</i>	
Performance Evaluation of Distributed NoTA Applications on Multi-core Platforms	77
<i>S. Khan, J. Saastamoinen, J. Huusko, J. Nurmi</i>	
Group Allocation: A Novel Fairness Mechanism for On-Chip Network	85
<i>S.J. Miao, Y. Hsu</i>	
Implementation and Analysis of Speculative Flow Control for On-chip Interconnection Network	92
<i>H.J. Sun, Y. Hsu</i>	
System-Level Power Consumption Modeling of a SOC For WSN Applications	98
<i>H. Madureira, J. Medeiros, J. Costa, G. Beserra</i>	
Adding Parallelism to the Hybrid Image Processing Library in Multi-Threading and Multi-Core Systems	104
<i>B. Cyganek</i>	
Fine-Grained Power Gating of Datapath using FSM	112
<i>C.H. Shin, M.H. Oh, S. Kim, S. Kim</i>	
A Study on Accelerated Built-in Self Test of Multi-Gb/s High Speed Interfaces	117
<i>S.W. Kang, J.H. Chun, Y.H. Jun, K.W. Kwon</i>	
Performance per Power Optimum Cache Architecture for Embedded Applications, a Design Space Exploration	121
<i>M. Alipour, K. Moshari, M. Bagheri</i>	
Efficient Diagnosable Design of the IEEE P1500 Architecture for SoC Testing	127
<i>H.C. Chi, H.C. Tseng, C.L. Yang</i>	
Author Index	