

2011 International Conference on Reconfigurable Computing and FPGAs

(ReConFig 2011)

Cancun, Mexico

30 November – 2 December 2011



IEEE Catalog Number: CFP11389-PRT
ISBN: 978-1-4577-1734-5

2011 International Conference on Reconfigurable Computing and FPGAs

ReConFig 2011

Table of Contents

Message from Chairs.....	xiii
Organizing Committee.....	xiv
Program Committee.....	xv
Additional Reviewers.....	xix
Keynotes.....	xx

General Sessions

An Analysis of Implanted Antennas in Xilinx FPGAs	1
<i>Jacob Couch and Peter Athanas</i>	
Adaptive Multi-client Network-on-Chip Memory	7
<i>Diana Göehringer, Lukas Meder, Michael Hübner, and Jürgen Becker</i>	
FPGA Implementations of Radix-10 Digit Recurrence Fixed-Point and Floating-Point Dividers	13
<i>Malte Baesler, Sven-Ole Voigt, and Thomas Teufel</i>	
Configuration Bitstream Reduction for SRAM-based FPGAs by Enumerating LUT Input Permutations	20
<i>Ameer Abdelhadi and Guy G.F. Lemieux</i>	
Empty Resource Compaction Algorithms for Real-Time Hardware Tasks Placement on Partially Reconfigurable FPGAs Subject to Fault Occurrence	27
<i>Xabier Iturbe, Khaled Benkrid, Tughrul Arslan, Chuan Hong, and Imanol Martinez</i>	
Resource Efficient Arithmetic Effects on RBM Neural Network Solution Quality Using MNIST	35
<i>Antony W. Savich and Medhat Moussa</i>	
Deterministic Timing-Driven Parallel Placement by Simulated Annealing Using Half-Box Window Decomposition	41
<i>Jeffrey B. Goeders, Guy G.F. Lemieux, and Steven J.E. Wilton</i>	

Object Recognition on a Chip: A Complete SURF-Based System on a Single FPGA	49
<i>Michael Schaeferling and Gundolf Kiefer</i>	
Measuring and Predicting Temperature Distributions on FPGAs at Run-Time	55
<i>Markus Happe, Andreas Agne, and Christian Plessl</i>	
Heterogeneous Concurrent Error Detection (hCED) Based on Output Anticipation	61
<i>Naveed Imran and Ronald F. Demara</i>	
Configuring Field-Programmable Robot Arrays	67
<i>Mark G. Arnold</i>	
Identifying Merge-Beneficial Software Kernels for Hardware Implementation	74
<i>Adriano Sanches, João M.P. Cardoso, and Alexandre C.B. Delbem</i>	
A Reconfigurable Computing System Based on a Cache-Coherent Fabric	80
<i>Neal Oliver, Rahul R. Sharma, Stephen Chang, Bhushan Chittur, Elkin Garcia, Joseph Grecco, Aaron Grier, Nelson Ijih, Yaping Liu, Pratik Marolia, Henry Mitchel, Suchit Subhaschandra, Arthur Sheiman, Tim Whisonant, and Prabhat Gupta</i>	
Multi-stream Regular Expression Matching on FPGA	86
<i>Qu Yun, Yi-Hua E. Yang, and Viktor K. Prasanna</i>	
Characterizing Non-ideal Impacts of Reconfigurable Hardware Workloads on Ring Oscillator-Based Thermometers	92
<i>Moinuddin A. Sayed and Phillip H. Jones</i>	
Design-for-Diversity for Improved Fault-Tolerance of TMR Systems on FPGAs	99
<i>Rizwan A. Ashraf, Ouns Mouri, Rami Jadaa, and Ronald F. Demara</i>	
An Architecture for Reconfigurable Multi-core Explorations	105
<i>Olivier Serres, Vikram K. Narayana, and Tarek El-Ghazawi</i>	
Using Self-Reconfiguration to Increase Manufacturing Yield of CNTFET-based Architectures	111
<i>Hui Zhu, Sébastien Le Beux, Nataliya Yakymets, and Ian O'Connor</i>	
Hardware OS Communication Service and Dynamic Memory Management for RSoCs	117
<i>Surya Narayanan, Daniel Chillet, Sebastien Pillement, and Ioannis Sourdis</i>	
Dynamic Processor Reconfiguration	123
<i>M. Hübner, C. Tradowsky, D. Göhringer, L. Braun, F. Thoma, J. Henkel, and J. Becker</i>	
GIMME - A General Image Multiview Manipulation Engine	129
<i>Carl Ahlberg, Jörgen Lidholm, Fredrik Ekstrand, Giacomo Spampinato, Mikael Ekström, and Lars Asplund</i>	

Low-Cost TMR for Fault-Tolerance on Coarse-Grained Reconfigurable Architectures	135
<i>Thomas Schweizer, Philipp Schlicker, Sven Eisenhardt, Tommy Kuhn, and Wolfgang Rosenstiel</i>	
A PID Controller Applied to the Gain Control of a CMOS Camera Using Reconfigurable Computing	141
<i>Drausio Linardi Rossi, Vanderlei Bonato, Eduardo Marques, and João Miguel Gago Pontes de Brito Lima</i>	
FPGA Based Acceleration of Decimal Operations	146
<i>Alberto Nannarelli</i>	
MiniMIPS: An 8-Bit MIPS in an FPGA for Educational Purposes	152
<i>Cesar Ortega-Sanchez</i>	
Linking Formal Description and Simulation of Runtime Reconfigurable Systems	158
<i>Thilo Pionteck, Christoph Osterloh, and Carsten Albrecht</i>	
Fault Tolerance Analysis and Self-Healing Strategy of Autonomous, Evolvable Hardware Systems	164
<i>Ruben Salvador, Andres Otero, Javier Mora, Eduardo de la Torre, Lukáš Sekanina, and Teresa Riesgo</i>	

Track on High Performance Reconfigurable Computing

Optimizing Decomposition-Based Packet Classification Implementation on FPGAs	170
<i>Lu Sun, Hoang Le, and Viktor K. Prasanna</i>	
Dynamic Constant Reconfiguration for Explicit Finite Difference Option Pricing	176
<i>Tobias Becker, Qiwei Jin, Wayne Luk, and Stephen Weston</i>	
Snake: An Efficient Strategy for the Reuse of Circuitry and Partial Computation Results in High-Performance Reconfigurable Computing	182
<i>Xabier Iturbe, Khaled Benkrid, Ali Ebrahim, Chuan Hong, Tughrul Arslan, and Imanol Martinez</i>	
A Coarse-Grained Reconfigurable Processor for Sequencing and Phylogenetic Algorithms in Bioinformatics	190
<i>Pei Liu, Fatemeh O. Ebrahim, Ahmed Hemani, and Kolin Paul</i>	

Track on Reconfigurable Computing for Security and Cryptography

An Integrated Prime-Field ECDLP Hardware Accelerator with High-Performance Modular Arithmetic Units	198
<i>Suvarna Mane, Lyndon Judge, and Patrick Schaumont</i>	
MicroECC: A Lightweight Reconfigurable Elliptic Curve Crypto-processor	204
<i>Michal Varchola, Tim Guneyasu, and Oliver Mischke</i>	
dcTPM: A Generic Architecture for Dynamic Context Management	211
<i>Thomas Feller, Sunil Malipatlolla, Michael Kasper, and Sorin A. Huss</i>	
A Precharge-Absorbed DPL Logic for Reducing Early Propagation Effects on FPGA Implementations	217
<i>Wei He, Eduardo de la Torre, and Teresa Riesgo</i>	
Pseudo-LFSR PUF: A Compact, Efficient and Reliable Physical Unclonable Function	223
<i>Yohei Hori, Hyunho Kang, Toshihiro Katashita, and Akashi Satoh</i>	
Hardware Design of a 256-Bit Prime Field Multiplier Suitable for Computing Bilinear Pairings	229
<i>Cuautéemoc Chávez Corona, Edgar Ferrer Moreno, and Francisco Rodríguez Henríquez</i>	
Area-Efficient FPGA Implementations of the SHA-3 Finalists	235
<i>Bernhard Jungk and Jürgen Apfelbeck</i>	
Efficient Hardware Accelerator for IPsec Based on Partial Reconfiguration on Xilinx FPGAs	242
<i>Ahmad Salman, Marcin Rogawski, and Jens-Peter Kaps</i>	
Decrypting HDCP-protected Video Streams Using Reconfigurable Hardware	249
<i>Benno Lomb and Tim Güneysu</i>	
Robustness Analysis of Different AES Implementations on SRAM Based FPGAs	255
<i>Uli Kretzschmar, Armando Astarloa, Jesús Lázaro, Unai Bidarte, and Jaime Jiménez</i>	
Efficient Dual-Rail Implementations in FPGA Using Block RAMs	261
<i>Shivam Bhasin, Sylvain Guilley, Youssef Souissi, Tarik Graba, and Jean-Luc Danger</i>	
Versatile FPGA Architecture for Skein Hashing Algorithm	268
<i>David M. Webster and Marcin Lukowiak</i>	
Enhancing the Randomness of a Combined True Random Number Generator Based on the Ring Oscillator Sampling Method	274
<i>Mieczyslaw Jessa and Lukasz Matuszewski</i>	

RAM-Based Ultra-Lightweight FPGA Implementation of PRESENT	280
<i>Elif Bilge Kavun and Tolga Yalcin</i>	

Track on Reconfigurable Computing for DSP and Communications

A Simple Ethernet Stack Implementation in VHDL to Enable FPGA Logic Reconfigurability	286
<i>Marcus R. Perrett and Izzat Darwazah</i>	
FPGA-based CPG Robot Locomotion Modulation Using a Fuzzy Scheme and Visual Information	291
<i>Jose Hugo Barron-Zambrano, Cesar Torres-Huitzil, and Jose Juan Garcia-Hernandez</i>	
Improving KLT in Embedded Systems by Processing Oversampling Video Sequence in Real-Time	297
<i>Zhilei Chai and Jianbo Shi</i>	
Architecture Based on Array Processors for Data-Dependent Superimposed Training Channel Estimation	303
<i>E. Romero-Aguirre, R. Parra-Michel, Roberto Carrasco-Alvarez, and A.G. Orozco-Lugo</i>	
Adaptive Energy-Efficient Architecture for WCDMA Channel Estimation	309
<i>Zoltan E. Rakosi, Zheng Wang, and Anupam Chattopadhyay</i>	
High-Speed Stochastic Processes Generator Based on Sum-of-Sinusoids for Channel Emulation	315
<i>L.R. Vela-García, J. Vazquez Castillo, R. Parra-Michel, and A. Castillo Atoche</i>	
Analysis of Parallel Sorting Algorithms in K-best Sphere-Decoder Architectures for MIMO Systems	321
<i>Pedro Cervantes-Lozano, Luis F. González-Pérez, and Andrés D. García-García</i>	
Fixed-Point CORDIC-Based QR Decomposition by Givens Rotations on FPGA	327
<i>Dongdong Chen and Mihai Sima</i>	
Design and Implementation of a Simplified Turbo Decoder for 3GPP2	333
<i>Lennin C. Yllescas-Calderón, Adrian J. Espino-Orozco, R. Parra-Michel, and Luis F. González-Pérez</i>	
Arbitrary Distribution Random Variable Generator for Channel Emulators	339
<i>R. Zarate-Martínez, F. Peña-Campos, J. Vazquez Castillo, and R. Parra-Michel</i>	
Reconfigurable FPGA-Based Unit for Singular Value Decomposition of Large $m \times n$ Matrices	345
<i>Luis M. Ledesma-Carrillo, Eduardo Cabal-Yepez, Rene de J. Romero-Troncoso, Arturo Garcia-Perez, Roque A. Osornio-Rios, and Tobia D. Carozzi</i>	

Track on Multiprocessor Systems and Networks on Chip

Reconfigurable Systems and Flexible Programming for Hardware Design, Verification and Software Enablement for System-on-a-Chip Architectures	351
<i>J. Aylward, C.H. Crawford, K. Inoue, S. Lekuch, K. Muller, M. Nutter, H. Penner, K. Schleupen, and J. Xenidis</i>	
Open-Scale: A Scalable, Open-Source NOC-based MPSoC for Design Space Exploration	357
<i>Remi Busseuil, Lyonel Barthe, Gabriel Marchesan Almeida, Luciano Ost, Florent Bruguier, Gilles Sassatelli, Pascal Benoit, Michel Robert, and Lionel Torres</i>	
Improving Fault Tolerance of Network-on-Chip Links via Minimal Redundancy and Reconfiguration	363
<i>Hamed S. Kia and Cristinel Ababei</i>	
The Impact of Global Routing on the Performance of NoCs in FPGAs	369
<i>Ye Lu, John Mccanny, and Sakir Sezer</i>	
Network on Chip Architectures for High Performance Digital Signal Processing Using a Configurable Core	375
<i>J.C. Peña-Ramos and R. Parra-Michel</i>	

Track on Reconfiguration Techniques

FPGA Bootstrapping on PCIe Using Partial Reconfiguration	380
<i>Patrick S. Ostler, Michael J. Wirthlin, and Joshua E. Jensen</i>	
From Instruction Traces to Specialized Reconfigurable Arrays	386
<i>João Bispo, Nuno Paulino, João M.P. Cardoso, and João Canas Ferreira</i>	
Towards Symbolic Run-Time Reconfiguration in Tightly-Coupled Processor Arrays	392
<i>Srinivas Boppu, Frank Hannig, Jürgen Teich, and Roberto Pérez-Andrade</i>	
A Self-Configuring TMR Scheme Utilizing Discrepancy Resolution	398
<i>Naveed Imran and Ronald F. Demara</i>	
Power Centric Application Mapping for Dynamically Reconfigurable Processor Array with Dual Vdd and Dual Vth	404
<i>Kazuei Hironaka and Hideharu Amano</i>	
Scalable Models for Autonomous Self-Assembled Reconfigurable Systems	410
<i>T. Cervero, S. Lopez, R. Sarmiento, T. Frangieh, and P. Athanas</i>	
Rainbow: An OS Extension for Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs	416
<i>Krzysztof Jozwik, Hiroyuki Tomiyama, Masato Edahiro, Shinya Honda, and Hiroaki Takada</i>	

Track on Productivity Environments and High Level Languages

Improving FPGA Design and Evaluation Productivity with a Hardware Performance Monitoring Infrastructure	422
<i>Andrew G. Schmidt and Ron Sass</i>	
Low-Power Reconfigurable Component Utilization in a High-Level Synthesis Flow	428
<i>Dimitris Bekiaris, George Economakos, Efstathios Sotiriou-Xanthopoulos, and Dimitrios Soudris</i>	
RAP: More Efficient Memory Access in Highly Speculative Execution on Reconfigurable Adaptive Computers	434
<i>Benjamin Thielmann, Thorsten Wink, Jens Huthmann, and Andreas Koch</i>	
LiSARD: LabVIEW Integrated Softcore Architecture for Reconfigurable Devices	442
<i>A. Pacholik, J. Klöckner, M. Müller, I. Gushchina, and W. Fengler</i>	
EDA Environment for Evaluating a New Switch-Block-Free Reconfigurable Architecture	448
<i>Masatoshi Nakamura, Masato Inagi, Kazuya Tanigawa, Tetsuo Hironaka, Masayuki Sato, and Takashi Ishiguro</i>	
Automatic Type Inference for Resynthesis on Hardware Description Languages	455
<i>Germán León, Germán Fabregat, and José M. Claver</i>	

Controversy Track: FPGAs vs. GPUs

Enumeration of Costas Arrays Using GPUs and FPGAs	462
<i>Rafael A. Arce-Nazario and Jose R. Ortiz-Ubarri</i>	
An Energy Efficient FPGA Accelerator for Monte Carlo Option Pricing with the Heston Model	468
<i>Christian de Schryver, Ivan Shcherbakov, Frank Kienle, Norbert Wehn, Henning Marxen, Anton Kostiuik, and Ralf Korn</i>	
Highly Parameterized K-means Clustering on FPGAs: Comparative Results with GPPs and GPUs	475
<i>Hanaa M. Hussain, Khaled Benkrid, Ahmet T. Erdogan, and Huseyin Seker</i>	
GPU vs FPGA: Example Application on White Light Interferometry	481
<i>A. Pacholik, M. Müller, W. Fengler, T. Machleidt, and K.-H. Franke</i>	
Spectral Method Characterization on FPGA and GPU Accelerators	487
<i>Karl Pereira, Peter Athanas, Heshan Lin, and Wu Feng</i>	

PhD Forum

Digital Talking Book Player for the Visually Impaired Using FPGAs	493
<i>Azadeh Nazemi, Cesar Ortega-Sanchez, and Iain Murray</i>	
Performance-Area Improvement by Partial Reconfiguration for an Aerospace Remote Sensing Application	497
<i>L.A. Cardona, J. Agrawal, Y. Guo, J. Oliver, and C. Ferrer</i>	
Toward All Optical Interconnections in Chip Multiprocessor (2)	501
<i>M. Channoufi, P. Lecoy, R. Attia, B. Delacressonniere, and S. Garcia</i>	
Techniques for Dynamically Mapping Computations to Coprocessors	505
<i>João Bispo and João M.P. Cardoso</i>	
Reconfigurable Block Floating Point Processing Elements in Virtex Platforms	509
<i>Guillermo Conde and Gregory W. Donohoe</i>	
Author Index	513